

# DATA SHEET

## **PZ3064A/PZ3064D**

**64 macrocell CPLD with enhanced clocking**

Product specification  
Supersedes data of 1999 May 07  
IC27 Data Handbook

1999 Jun 16

## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

## FEATURES

- Industry's first TotalCMOS™ PLD – both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- 3 Volt, In-System Programmable (ISP) using a JTAG interface
  - On-chip supervoltage generation
  - ISP commands include: Enable, Erase, Program, Verify
  - Supported by multiple ISP programming platforms
  - 4 pin JTAG interface (TCK, TMS, TDI, TDO)
  - JTAG commands include: Bypass, Idcode
- High speed pin-to-pin delays of 7.5ns
- Ultra-low static power of less than 100µA
- Dynamic power that is more than 70% lower at 50MHz than competing devices
- 5 V tolerant I/Os to support mixed voltage systems
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- Up to 12 clocks with programmable polarity at every macrocell
- Support for complex asynchronous clocking
- Innovative XPLA™ architecture combines high speed with extreme flexibility
- 1000 erase/program cycles guaranteed
- 20 years data retention guaranteed
- Logic expandable to 37 product terms
- Advanced 0.35µm E<sup>2</sup>CMOS process
- Security bit prevents unauthorized access
- Design entry and verification using industry standard and Philips CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
  - Programmable 3-State buffer
  - Asynchronous macrocell register preset/reset
  - Up to 2 asynchronous clocks
- Programmable global 3-State pin facilitates 'bed of nails' testing without using logic resources
- Available in PLCC, TQFP, and LFBGA packages
- Industrial grade operates from 2.7 Volts to 3.6 Volts

Table 1. PZ3064A/PZ3064D Features

	PZ3064A/PZ3064D
Usable gates	2000
Maximum inputs	68
Maximum I/Os	64
Number of macrocells	64
Propagation delay (ns)	7.5
Packages	44-pin PLCC, 44-pin TQFP, 56-ball LFBGA, 100-pin TQFP

## DESCRIPTION

The PZ3064A/PZ3064D CPLD (Complex Programmable Logic Device) is the second in a family of Fast Zero Power (FZP™) CPLDs from Philips Semiconductors. These devices combine high speed and zero power in a 64 macrocell CPLD. With the FZP™ design technique, the PZ3064A/PZ3064D offers true pin-to-pin speeds of 7.5ns, while simultaneously delivering power that is less than 100µA at standby without the need for 'turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD – 70% lower at 50MHz. These devices are the first TotalCMOS™ PLDs, as they use both a CMOS process technology **and** the patented full CMOS FZP™ design technique.

The Philips FZP™ CPLDs introduce the new patented XPLA™ (eXtended Programmable Logic Array) architecture. The XPLA™ architecture combines the best features of both PLA and PAL™ type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA™ structure in each logic block provides a fast 7.5ns PAL™ path with 5 dedicated product terms per output. This PAL™ path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 1.5ns, regardless of the number of PLA product terms used, which results in worst case  $t_{PD}$ 's of only 9.0ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.

The PZ3064A/PZ3064D CPLDs are supported by industry standard CAE tools (Cadence, Exemplar Logic, Mentor, OrCAD, Synopsys, Synario, Viewlogic, MINC), using text (Abel, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses either Minc or Philips Semiconductors-developed tools.

The PZ3064A/PZ3064D CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others. The PZ3064A/PZ3064D also includes an industry-standard, IEEE 1149.1, JTAG interface through which In-System Programming (ISP) and reprogramming of the device are supported.

# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## ORDERING INFORMATION

ORDER CODE	DESCRIPTION	I/Os	DRAWING NUMBER
PZ3064AS7A44	44-pin PLCC, 7.5ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	32	SOT187-2
PZ3064AS10A44	44-pin PLCC, 10ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	32	SOT187-2
PZ3064AS7BC	44-pin TQFP, 7.5ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	32	SOT376-1
PZ3064AS10BC	44-pin TQFP, 10ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	32	SOT376-1
PZ3064AS7EC	56-ball LFBGA, 7.5ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	44	SOT516-1
PZ3064AS10EC	56-ball LFBGA, 10ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	44	SOT516-1
PZ3064AS7BP	100-pin TQFP, 7.5ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	64	SOT386-1
PZ3064AS10BP	100-pin TQFP, 10ns t <sub>PD</sub> , Commercial temperature range, 3.0 to 3.6 volt power supply	64	SOT386-1
PZ3064DS10A44	44-pin PLCC, 10ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	32	SOT187-2
PZ3064DS12A44	44-pin PLCC, 12ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	32	SOT187-2
PZ3064DS10BC	44-pin TQFP, 10ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	32	SOT376-1
PZ3064DS12BC	44-pin TQFP, 12ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	32	SOT376-1
PZ3064DS10EC	56-ball LFBGA, 10ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	44	SOT516-1
PZ3064DS12EC	56-ball LFBGA, 12ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	44	SOT516-1
PZ3064DS10BP	100-pin TQFP, 10ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	64	SOT386-1
PZ3064DS12BP	100-pin TQFP, 12ns t <sub>PD</sub> , Industrial temperature range, 2.7 to 3.6 volt power supply	64	SOT386-1

## XPLA™ ARCHITECTURE

Figure 1 shows a high level block diagram of a 64 macrocell device implementing the XPLA™ architecture. The XPLA™ architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner™ family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.




Figure 1. Philips XPLA CPLD Architecture

# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## Logic Block Architecture

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and 16 macrocells. The 6 control terms can individually be configured as either SUM or PRODUCT terms, and are used to control the preset/reset and output enables of the 16 macrocells' flip-flops. In addition, two of the control terms can be used as clock signals (see Macrocell Architecture Section for details). The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has 5 dedicated product terms from the PAL array. The pin-to-pin  $t_{PD}$  of the PZ3064A/PZ3064D device through the PAL array is 7.5ns. If a macrocell needs more than 5 product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using 1 or all 32 PLA product terms is just 1.5ns. So the total pin-to-pin  $t_{PD}$  for the PZ3064A/PZ3064D using 6 to 37 product terms is 9.0ns (7.5ns for the PAL + 1.5ns for the PLA).




Figure 2. Philips XPLA Logic Block Architecture

# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner™ PZ3064A/PZ3064D. The macrocell can be configured as either a D or T type flip-flop or a combinatorial logic function. A D-type flip-flop is generally more useful for implementing state machines and data buffering while a T-type flip-flop is generally more useful in implementing counters. Each of these flip-flops can be clocked from any one of six sources. Four of the clock sources (CLK0, CLK1, CLK2, CLK3) are connected to low-skew, device-wide clock networks designed to preserve the integrity of the clock signal by reducing skew between rising and falling edges. Clock 0 (CLK0) is designated as a “synchronous” clock and must be driven by an external source. Clock 1 (CLK1), Clock 2 (CLK2), and Clock 3 (CLK3) can be used as “synchronous” clocks that are driven by an external source, or as “asynchronous” clocks that are driven by a macrocell equation. CLK0, CLK1, CLK2 and CLK3 can clock the macrocell flip-flops on either the rising edge or the falling edge of the clock signal. The other clock sources are two of the six control terms (CT2 and CT3) provided in each logic block. These clocks can be individually configured as either a PRODUCT term or SUM term equation created from the 36 signals available inside the logic block. The timing for asynchronous and control term clocks is different in that the  $t_{CO}$  time is extended by the amount of time that it takes for the signal to propagate through the array and reach the clock network, and the  $t_{SU}$  time is reduced. Please see the app note “Understanding CoolRunner™ Clocking Options” for more detail.

The six control terms of each logic block are used to control the asynchronous Preset/Reset of the flip-flops and the enable/disable of the output buffers in each macrocell. Control terms CT0 and CT1

are used to control the asynchronous Preset/Reset of the macrocell’s flip-flop. Note that the Power-on Reset leaves all macrocells in the “zero” state when power is properly applied, and that the Preset/Reset feature for each macrocell can also be disabled. Control terms CT2 and CT3 can be used as a clock signal to the flip-flops of the macrocells, and as the Output Enable of the macrocell’s output buffer. Control terms CT4 and CT5 can be used to control the Output Enable of the macrocell’s output buffer. Having four dedicated Output Enable control terms ensures that the CoolRunner™ devices are PCI compliant. The output buffers can also be always enabled or always disabled. All CoolRunner™ devices also provide a Global Tri-State (GTS) pin, which, when enabled and pulled Low, will 3-State all the outputs of the device. This pin is provided to support “In-Circuit Testing” or “Bed-of-Nails Testing”.

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin feedback path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-States and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path. It should be noted that unused inputs or I/Os should be properly terminated (see the section on Terminations in this data sheet and the application note *Terminating Unused CoolRunner™ I/O Pins*).




Figure 3. PZ3064A/PZ3064D Macrocell Architecture

# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## Simple Timing Model

Figure 4 shows the CoolRunner™ Timing Model. The CoolRunner™ timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including  $t_{PD}$ ,  $t_{SU}$ , and  $t_{CO}$ . In other competing architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA™ architecture, the user knows up front whether the design will meet system timing requirements. This is due to the simplicity of the timing model. For example, in the PZ3064A/PZ3064D device, the user knows up front that if a given output uses 5 product terms or less, the  $t_{PD} = 7.5\text{ns}$ , the

$t_{SU\_PAL} = 3.5\text{ns}$ , and the  $t_{CO} = 5.5\text{ns}$ . If an output is using 6 to 37 product terms, an additional 1.5ns must be added to the  $t_{PD}$  and  $t_{SU}$  timing parameters to account for the time to propagate through the PLA array.

## TotalCMOS™ Design Technique for Fast Zero Power

Philips is the first to offer a TotalCMOS™ CPLD, both in process technology and design technique. Philips employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Philips to offer CPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to Figure 5 and Table 2 showing the  $I_{DD}$  vs. Frequency of our PZ3064A/PZ3064D TotalCMOS™ CPLD. (Data taken with four up/down loadable 16-bit counters @ 3.3V, 25°C)




Figure 4. CoolRunner™ Timing Model




Figure 5.  $I_{DD}$  vs. Frequency @  $V_{DD} = 3.3\text{ V}$ , 25°C

Table 2.  $I_{DD}$  vs. Frequency

$V_{DD} = 3.3\text{ V}$ , 25°C

FREQUENCY (MHz)	0	1	20	40	60	80	100	120	140
Typical $I_{DD}$ (mA)	0.03	0.3	4.7	9.4	14.0	18.7	23.2	27.7	32.4

## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

**JTAG Testing Capability**

JTAG is the commonly-used acronym for the Boundary Scan Test (BST) feature defined for integrated circuits by IEEE Standard 1149.1. This standard defines input/output pins, logic control functions, and commands which facilitate both board and device level testing without the use of specialized test equipment. The Philips PZ3064A/PZ3064D devices use the JTAG interface for In-System Programming/Reprogramming. Although only a subset of the full JTAG command set is implemented (see Table 5), the devices are fully capable of sitting in a JTAG scan chain.

The Philips PZ3064A/PZ3064D's JTAG interface includes a TAP Port defined by the IEEE 1149.1 JTAG Specification. As implemented in the Philips PZ3064A/PZ3064D, the TAP Port includes four of the five pins (refer to Table 3) described in the JTAG specification: TCK, TMS, TDI, and TDO. The fifth signal defined by the JTAG specification is TRST\* (Test Reset). TRST\* is considered an optional signal, since it is not actually required to perform BST or ISP. The Philips PZ3064A/PZ3064D saves an I/O pin for general purpose use by not implementing the optional TRST\* signal in the JTAG interface. Instead, the Philips PZ3064A/PZ3064D supports the test reset functionality through the use of its power up reset circuit, which is included in all Philips CPLDs. The pins associated with the TAP Port should connect to an external pull-up resistor to keep the JTAG signals from floating when they are not being used.

In the Philips PZ3064A/PZ3064D, the four mandatory JTAG pins each require a unique, dedicated pin on the device. The devices

come from the factory with these I/O pins set to perform JTAG functions, but through the software, the final function of these pins can be controlled. If the end application will require the device to be reprogrammed at some future time with ISP, then the pins can be left as dedicated JTAG functions, which means they are not available for use as general purpose I/O pins. However, unlike competing CPLDs, the Philips PZ3064A/PZ3064D allow the macrocells associated with these pins to be used as buried logic when the JTAG/ISP function is enabled. This is the default state for the software, and no action is required to leave these pins enabled for the JTAG/ISP functions. If, however, JTAG/ISP is not required in the end application, the software can specify that this function be turned off and that these pins be used as general purpose I/O. Because the devices initially have the JTAG/ISP functions enabled, the JEDEC file can be downloaded into the device once, after which the JTAG/ISP pins will become general purpose I/O. This feature is good for manufacturing because the devices can be programmed during test and assembly of the end product and yet still use all of the I/O pins after the programming is done. It eliminates the need for a costly, separate programming step in the manufacturing process. Of course, if the JTAG/ISP function is never required, this feature can be turned off in the software and the device can be programmed with an industry-standard programmer, leaving the pins available for I/O functions. Table 4 defines the dedicated pins used by the four mandatory JTAG signals for each of the PZ3064A/PZ3064D package types.

**Table 3. JTAG Pin Description**

PIN	NAME	DESCRIPTION
TCK	Test Clock Output	Clock pin to shift the serial data and instructions in and out of the TDI and TDO pins, respectively.
TMS	Test Mode Select	Serial input pin selects the JTAG instruction mode. TMS should be driven high during user mode operation.
TDI	Test Data Input	Serial input pin for instructions and test data. Data is shifted in on the rising edge of TCK.
TDO	Test Data Output	Serial output pin for instructions and test data. Data is shifted out on the falling edge of TCK. The signal is tri-stated if data is not being shifted out of the device.

**Table 4. PZ3064A/PZ3064D JTAG Pinout by Package Type**

DEVICE	(PIN NUMBER / MACROCELL #)			
	TCK	TMS	TDI	TDO
PZ3064A/PZ3064D				
44-pin PLCC	32/C15	13/B15	7/A8	38/D8
44-pin TQFP	26/C15	7/B15	1/A8	32/D8
56-ball LFBGA	F10/C15	G1/B15	C1/A8	C10/D8
100-pin TQFP	62/C15	15/B15	4/A8	73/D8

**Table 5. PZ3064A/PZ3064D Low-Level JTAG Boundary-Scan Commands**

INSTRUCTION (Instruction Code) <i>Register Used</i>	DESCRIPTION
Bypass (1111) <i>Bypass Register</i>	Places the 1 bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation. The Bypass instruction can be entered by holding TDI at a constant high value and completing an Instruction-Scan cycle.
Idcode (0001) <i>Boundary-Scan Register</i>	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. The IDCODE instruction permits blind interrogation of the components assembled onto a printed circuit board. Thus, in circumstances where the component population may vary, it is possible to determine what components exist in a product.

## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

**3-Volt, In-System Programming (ISP)**

ISP is the ability to reconfigure the logic and functionality of a device, printed circuit board, or complete electronic system before, during, and after its manufacture and shipment to the end customer. ISP provides substantial benefits in each of the following areas:

- Design
  - Faster time-to-market
  - Debug partitioning and simplified prototyping
  - Printed circuit board reconfiguration during debug
  - Better device and board level testing
- Manufacturing
  - Multi-Functional hardware
  - Reconfigurability for Test
  - Eliminates handling of “fine lead-pitch” components for programming
  - Reduced Inventory and manufacturing costs
  - Improved quality and reliability
- Field Support
  - Easy remote upgrades and repair
  - Support for field configuration, re-configuration, and customization

The Philips PZ3064A/PZ3064D allows for 3.3-Volt, in-system programming/reprogramming of its EEPROM cells via its JTAG interface. An on-chip charge pump eliminates the need for externally-provided supervoltages, so that the PZ3064A/PZ3064D may be easily programmed on the circuit board using only the 3-volt supply required by the device for normal operation. A set of low-level ISP basic commands implemented in the PZ3064A/PZ3064D enable this feature. The ISP commands implemented in the Philips PZ3064A/PZ3064D are specified in Table 6. Please note that an ENABLE command must precede all ISP commands **unless** an ENABLE command has already been given for a preceding ISP command.

**Terminations**

The CoolRunner™ PZ3064A/PZ3064D CPLDs are TotalCMOS™ devices. As with other CMOS devices, it is important to consider how to properly terminate unused inputs and I/O pins when fabricating a PC board. Allowing unused inputs and I/O pins to float can cause the voltage to be in the linear region of the CMOS input structures, which can increase the power consumption of the device. The PZ3064A/PZ3064D CPLDs have programmable on-chip pull-down resistors on each I/O pin. These pull-downs are automatically activated by the fitter software for all unused I/O pins. Note that an I/O macrocell used as buried logic that does not have the I/O pin used for input is considered to be unused, and the pull-down resistors will be turned on. We recommend that any unused I/O pins on the PZ3064A/PZ3064D device be left unconnected.

There are no on-chip pull-down structures associated with the dedicated input pins. Philips recommends that any unused dedicated inputs be terminated with external 10kΩ pull-up resistors. These pins can be directly connected to V<sub>CC</sub> or GND, but using the external pull-up resistors maintains maximum design flexibility should one of the unused dedicated inputs be needed due to future design changes.

When using the JTAG/ISP functions, it is also recommended that 10kΩ pull-up resistors be used on each of the pins associated with the four mandatory JTAG signals. Letting these signals float can cause the voltage on TMS to come close to ground, which could cause the device to enter JTAG/ISP mode at unspecified times. See the application notes *JTAG and ISP in Philips Devices* and *Terminating CoolRunner™ I/O Pins* for more information.

**Table 6. Low Level ISP Commands**

INSTRUCTION (Register Used)	INSTRUCTION CODE	DESCRIPTION
Enable (ISP Shift Register)	1001	Enables the Erase, Program, and Verify commands.
Erase (ISP Shift Register)	1010	Erases the entire EEPROM array.
Program (ISP Shift Register)	1011	Programs the data in the ISP Shift Register into the addressed EEPROM row.
Verify (ISP Shift Register)	1100	Transfers the data from the addressed row to the ISP Shift Register. The data can then be shifted out and compared with the JEDEC file. The outputs during this operation can be defined by the user.



## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

**JTAG and ISP Interfacing**

A number of industry-established methods exist for JTAG/ISP interfacing with CPLD's and other integrated circuits. The Philips PZ3064A/PZ3064D supports the following methods:

- PC Parallel Port
- Workstation or PC Serial Port
- Embedded Processor

- Automated Test Equipment
- Third party Programmers
- High-End ISP Tools

For more details on JTAG and ISP for the PZ3064A/PZ3064D, refer to the related application note: *JTAG and ISP in Philips CPLDs*.

**PROGRAMMING SPECIFICATIONS**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
<b>DC Parameters</b>				
V <sub>CCP</sub>	V <sub>CC</sub> supply program/verify	3.0	3.6	V
I <sub>CCP</sub>	I <sub>CC</sub> limit program/verify		200	mA
V <sub>IH</sub>	Input voltage (High)	2.0		V
V <sub>IL</sub>	Input voltage (Low)		0.8	V
V <sub>SOL</sub>	Output voltage (Low)		0.5	V
V <sub>SOH</sub>	Output voltage (High)	2.4		V
TDO_IOL	Output current (Low)	8		mA
TDO_IOH	Output current (High)	8		mA
<b>AC Parameters</b>				
f <sub>MAX</sub>	TCK maximum frequency	10		MHz
PWE	Pulse width erase	100		ms
PWP	Pulse width program	10		ms
PWV	Pulse width verify	10		μs
INIT	Initialization time	100		μs
TMS_SU	TMS setup time before TCK ↑	10		ns
TDI_SU	TDI setup time before TCK ↑	10		ns
TMS_H	TMS hold time after TCK ↑	25		ns
TDI_H	TDI hold time after TCK ↑	25		ns
TDO_CO	TDO valid after TCK ↓		40	ns

## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	Supply voltage <sup>2</sup>	-0.5	4.6	V
V <sub>I</sub>	Input voltage	-1.2	5.75	V
V <sub>OUT</sub>	Output voltage	-0.5	V <sub>DD</sub> +0.5	V
I <sub>IN</sub>	Input current	-30	30	mA
T <sub>J</sub>	Maximum junction temperature	-40	150	°C
T <sub>str</sub>	Storage temperature	-65	150	°C

**NOTE:**

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.
2. The chip supply voltage must rise monotonically.

**OPERATING RANGE**

PRODUCT GRADE	TEMPERATURE	VOLTAGE
Commercial	0 to +70°C	3.0 to 3.6 V
Industrial	-40 to +85°C	2.7 to 3.6 V

## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

**DC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL GRADE DEVICES**Commercial:  $0^{\circ}\text{C} \leq T_{\text{amb}} \leq +70^{\circ}\text{C}$ ;  $3.0\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
$V_{\text{IL}}$	Input voltage low	$V_{\text{DD}} = 3.0\text{ V}$		0.8	V
$V_{\text{IH}}$	Input voltage high	$V_{\text{DD}} = 3.6\text{ V}$	2.0		V
$V_{\text{I}}$	Input clamp voltage <sup>3</sup>	$V_{\text{DD}} = 3.0\text{ V}$ , $I_{\text{IN}} = -18\text{mA}$		-1.2	V
$V_{\text{OL}}$	Output voltage low	$V_{\text{DD}} = 3.0\text{ V}$ , $I_{\text{OL}} = 12\text{mA}$		0.5	V
$V_{\text{OH}}$	Output voltage high	$V_{\text{DD}} = 3.0\text{ V}$ , $I_{\text{OH}} = -12\text{mA}$	2.4		V
$I_{\text{I}}$	Input leakage current	$V_{\text{IN}} = 0\text{ to }5.5\text{ V}$	-10	10	$\mu\text{A}$
$I_{\text{OZ}}$	3-States output leakage current	$V_{\text{IN}} = 0\text{ to }5.5\text{ V}$	-10	10	$\mu\text{A}$
$I_{\text{DDQ}}^1$	Standby current	$V_{\text{DD}} = 3.6\text{ V}$ , $T_{\text{amb}} = 0^{\circ}\text{C}$		80	$\mu\text{A}$
$I_{\text{DD}}^{1,2}$	Dynamic current	$V_{\text{DD}} = 3.6\text{ V}$ , $T_{\text{amb}} = 0^{\circ}\text{C}$ @ 1MHz		1	mA
		$V_{\text{DD}} = 3.6\text{ V}$ , $T_{\text{amb}} = 0^{\circ}\text{C}$ @ 50MHz		25	mA
$I_{\text{OS}}$	Short circuit output current <sup>3</sup>	1 pin at a time for no longer than 1 second	-50	-200	mA
$C_{\text{IN}}$	Input pin capacitance <sup>3</sup>	$T_{\text{amb}} = 25^{\circ}\text{C}$ , $f = 1\text{MHz}$		8	pF
$C_{\text{CLK}}$	Clock input capacitance <sup>3</sup>	$T_{\text{amb}} = 25^{\circ}\text{C}$ , $f = 1\text{MHz}$	5	12	pF
$C_{\text{I/O}}$	I/O pin capacitance <sup>3</sup>	$T_{\text{amb}} = 25^{\circ}\text{C}$ , $f = 1\text{MHz}$		10	pF

**NOTES:**

- See Table 2, page 6 for typical values.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded. Inputs are tied to  $V_{\text{DD}}$  or ground. This parameter guaranteed by design and characterization, not testing.
- This parameter guaranteed by design and characterization, not by test.

**AC ELECTRICAL CHARACTERISTICS<sup>1</sup> FOR COMMERCIAL GRADE DEVICES**Commercial:  $0^{\circ}\text{C} \leq T_{\text{amb}} \leq +70^{\circ}\text{C}$ ;  $3.0\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$ 

SYMBOL	PARAMETER	7		10		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{\text{PD\_PAL}}$	Propagation delay time, input (or feedback node) to output through PAL	2	7.5	2	10	ns
$t_{\text{PD\_PLA}}$	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	9	3	11.5	ns
$t_{\text{CO}}$	Clock to out (global synchronous clock from pin)	2	5.5	2	7	ns
$t_{\text{SU\_PAL}}$	Setup time (from input or feedback node) through PAL	3.5		5		ns
$t_{\text{SU\_PLA}}$	Setup time (from input or feedback node) through PAL + PLA	5		6.5		ns
$t_{\text{H}}$	Hold time <sup>2</sup>		0		0	ns
$t_{\text{CH}}$	Clock High time <sup>2</sup>	2		2.5		ns
$t_{\text{CL}}$	Clock Low time <sup>2</sup>	2		2.5		ns
$t_{\text{R}}$	Input Rise time <sup>2</sup>		100		100	ns
$t_{\text{F}}$	Input Fall time <sup>2</sup>		100		100	ns
$f_{\text{MAX1}}$	Maximum FF toggle rate <sup>2</sup> ( $1/t_{\text{CH}} + t_{\text{CL}}$ )	250		200		MHz
$f_{\text{MAX2}}$	Maximum internal frequency <sup>2</sup> ( $1/t_{\text{SUPAL}} + t_{\text{CF}}$ )	143		105		MHz
$f_{\text{MAX3}}$	Maximum external frequency <sup>2</sup> ( $1/t_{\text{SUPAL}} + t_{\text{CO}}$ )	111		83		MHz
$t_{\text{BUF}}$	Output buffer delay time <sup>2</sup>		2		2	ns
$t_{\text{PDF\_PAL}}$	Input (or feedback node) to internal feedback node delay time through PAL <sup>2</sup>		5.5		7.5	ns
$t_{\text{PDF\_PLA}}$	Input (or feedback node) to internal feedback node delay time through PAL+PLA <sup>2</sup>		7		9	ns
$t_{\text{CF}}$	Clock to internal feedback node delay time <sup>2</sup>		3.5		4.5	ns
$t_{\text{INIT}}$	Delay from valid $V_{\text{DD}}$ to valid reset <sup>2</sup>		20		20	$\mu\text{s}$
$t_{\text{ER}}$	Input to output disable <sup>2, 3</sup>		8		9.5	ns
$t_{\text{EA}}$	Input to output valid <sup>2</sup>		8		9.5	ns
$t_{\text{RP}}$	Input to register preset <sup>2</sup>		9		9.5	ns
$t_{\text{RR}}$	Input to register reset <sup>2</sup>		9		9.5	ns

**NOTES:**

- Specifications measured with one output switching. See Figure 6 and Table 7 for derating.
- This parameter guaranteed by design and characterization, not by test.
- Output  $C_{\text{L}} = 5\text{pF}$ .

## 64 macrocell CPLD with enhanced clocking

## PZ3064A/PZ3064D

**DC ELECTRICAL CHARACTERISTICS FOR INDUSTRIAL GRADE DEVICES**Industrial:  $-40^{\circ}\text{C} \leq T_{\text{amb}} \leq +85^{\circ}\text{C}$ ;  $2.7\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
$V_{\text{IL}}$	Input voltage low	$V_{\text{DD}} = 2.7\text{ V}$		0.8	V
$V_{\text{IH}}$	Input voltage high	$V_{\text{DD}} = 3.6\text{ V}$	2.0		V
$V_{\text{I}}$	Input clamp voltage <sup>3</sup>	$V_{\text{DD}} = 2.7\text{ V}$ , $I_{\text{IN}} = -18\text{ mA}$		-1.2	V
$V_{\text{OL}}$	Output voltage low	$V_{\text{DD}} = 2.7\text{ V}$ , $I_{\text{OL}} = 8\text{ mA}$		0.5	V
		$V_{\text{DD}} = 3.0\text{ V}$ , $I_{\text{OL}} = 12\text{ mA}$		0.5	V
$V_{\text{OH}}$	Output voltage high	$V_{\text{DD}} = 2.7\text{ V}$ , $I_{\text{OH}} = -8\text{ mA}$	2.4		V
		$V_{\text{DD}} = 3.0\text{ V}$ , $I_{\text{OH}} = -12\text{ mA}$	2.4		V
$I_{\text{I}}$	Input leakage current	$V_{\text{IN}} = 0$ to $5.5\text{ V}$	-10	10	$\mu\text{A}$
$I_{\text{OZ}}$	3-States output leakage current	$V_{\text{IN}} = 0$ to $5.5\text{ V}$	-10	10	$\mu\text{A}$
$I_{\text{DDQ}}^1$	Standby current	$V_{\text{DD}} = 3.6\text{ V}$ , $T_{\text{amb}} = -40^{\circ}\text{C}$		100	$\mu\text{A}$
$I_{\text{DD}}^{1,2}$	Dynamic current	$V_{\text{DD}} = 3.6\text{ V}$ , $T_{\text{amb}} = -40^{\circ}\text{C}$ @ 1MHz		1	mA
		$V_{\text{DD}} = 3.6\text{ V}$ , $T_{\text{amb}} = -40^{\circ}\text{C}$ @ 50MHz		25	mA
$I_{\text{OS}}$	Short circuit output current <sup>3</sup>	1 pin at a time for no longer than 1 second	-50	-230	mA
$C_{\text{IN}}$	Input pin capacitance <sup>3</sup>	$T_{\text{amb}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$		8	pF
$C_{\text{CLK}}$	Clock input capacitance <sup>3</sup>	$T_{\text{amb}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$	5	12	pF
$C_{\text{I/O}}$	I/O pin capacitance <sup>3</sup>	$T_{\text{amb}} = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$		10	pF

**NOTES:**

- See Table 2, page 6 for typical values.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded. Inputs are tied to  $V_{\text{DD}}$  or ground. This parameter guaranteed by design and characterization, not testing.
- This parameter guaranteed by design and characterization, not by test.

**AC ELECTRICAL CHARACTERISTICS<sup>1</sup> FOR INDUSTRIAL GRADE DEVICES**Industrial:  $-40^{\circ}\text{C} \leq T_{\text{amb}} \leq +85^{\circ}\text{C}$ ;  $2.7\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$ 

SYMBOL	PARAMETER	10		12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{\text{PD\_PAL}}$	Propagation delay time, input (or feedback node) to output through PAL	2	10	2	12	ns
$t_{\text{PD\_PLA}}$	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	11.5	3	13.5	ns
$t_{\text{CO}}$	Clock to out (global synchronous clock from pin)	2	7	2	8	ns
$t_{\text{SU\_PAL}}$	Setup time (from input or feedback node) through PAL	5		6		ns
$t_{\text{SU\_PLA}}$	Setup time (from input or feedback node) through PAL + PLA	6.5		7.5		ns
$t_{\text{H}}$	Hold time <sup>2</sup>		0		0	ns
$t_{\text{CH}}$	Clock High time	3		3.5		ns
$t_{\text{CL}}$	Clock Low time	3		3.5		ns
$t_{\text{R}}$	Input Rise time		100		100	ns
$t_{\text{F}}$	Input Fall time		100		100	ns
$f_{\text{MAX1}}$	Maximum FF toggle rate <sup>2</sup> ( $1/t_{\text{CH}} + t_{\text{CL}}$ )	166		143		MHz
$f_{\text{MAX2}}$	Maximum internal frequency <sup>2</sup> ( $1/t_{\text{SUPAL}} + t_{\text{CF}}$ )	111		95		MHz
$f_{\text{MAX3}}$	Maximum external frequency <sup>2</sup> ( $1/t_{\text{SUPAL}} + t_{\text{CO}}$ )	90		77		MHz
$t_{\text{BUF}}$	Output buffer delay time <sup>2</sup>		2		2	ns
$t_{\text{PDF\_PAL}}$	Input (or feedback node) to internal feedback node delay time through PAL <sup>2</sup>		8		9	ns
$t_{\text{PDF\_PLA}}$	Input (or feedback node) to internal feedback node delay time through PAL+PLA <sup>2</sup>		9.5		10.5	ns
$t_{\text{CF}}$	Clock to internal feedback node delay time <sup>2</sup>		5		5.5	ns
$t_{\text{INIT}}$	Delay from valid $V_{\text{DD}}$ to valid reset <sup>2</sup>		20		20	$\mu\text{s}$
$t_{\text{ER}}$	Input to output disable <sup>2,3</sup>		10		12	ns
$t_{\text{EA}}$	Input to output valid <sup>2</sup>		10		12	ns
$t_{\text{RP}}$	Input to register preset <sup>2</sup>		10		12	ns
$t_{\text{RR}}$	Input to register reset <sup>2</sup>		10		12	ns

**NOTES:**

- Specifications measured with one output switching. See Figure 6 and Table 7 for derating.
- This parameter guaranteed by design and characterization, not by test.
- Output  $C_{\text{L}} = 5\text{ pF}$ .

# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## SWITCHING CHARACTERISTICS

The test load circuit and load values for the AC Electrical Characteristics are illustrated below.

COMPONENT	VALUES
R1	390Ω
R2	390Ω
C1	35pF

MEASUREMENT	S1	S2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>p</sub>	Closed	Closed

**NOTE:** For t<sub>PZH</sub> and t<sub>PZL</sub> C = 5pF

SP00623





Figure 6. t<sub>PD\_PAL</sub> vs. Outputs Switching

Table 7. t<sub>PD\_PAL</sub> vs. Number of Outputs Switching

V<sub>DD</sub> = 3.3 V, 25°C

NUMBER OF OUTPUTS	1	2	4	8	12	16
Typical (ns)	5.3	5.3	5.4	5.6	5.7	5.9

## VOLTAGE WAVEFORM



# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## PIN DESCRIPTIONS

### PZ3064 – 44-Pin Plastic Leaded Chip Carrier

Pin	Function	Pin	Function	Pin	Function
1	IN1	16	I/O-B10	31	I/O-C13
2	IN3	17	I/O-B8	32	I/O-C15 (TCK)
3	V <sub>DD</sub>	18	I/O-B4	33	I/O-D15
4	I/O-A0/CK3	19	I/O-B3	34	I/O-D13
5	I/O-A2	20	I/O-B2	35	V <sub>DD</sub>
6	I/O-A5	21	I/O-B0/CK2	36	I/O-D12
7	I/O-A8 (TDI)	22	GND	37	I/O-D11
8	I/O-A11	23	V <sub>DD</sub>	38	I/O-D8 (TDO)
9	I/O-A12	24	I/O-C0/CK1	39	I/O-D7
10	GND	25	I/O-C2	40	I/O-D2
11	I/O-A13	26	I/O-C3	41	I/O-D0
12	I/O-A15	27	I/O-C4	42	GND
13	I/O-B15 (TMS)	28	I/O-C7	43	IN0-CK0
14	I/O-B13	29	I/O-C8	44	IN2-gtsn
15	V <sub>DD</sub>	30	GND		

SP00554

### PZ3064 – 44-Pin Thin Quad Flat Package

Pin	Function	Pin	Function	Pin	Function
1	I/O-A8 (TDI)	16	GND	31	I/O-D11
2	I/O-A11	17	V <sub>DD</sub>	32	I/O-D8 (TDO)
3	I/O-A12	18	I/O-C0/CK1	33	I/O-D7
4	GND	19	I/O-C2	34	I/O-D2
5	I/O-A13	20	I/O-C3	35	I/O-D0
6	I/O-A15	21	I/O-C4	36	GND
7	I/O-B15 (TMS)	22	I/O-C7	37	IN0/CK0
8	I/O-B13	23	I/O-C8	38	IN2-gtsn
9	V <sub>DD</sub>	24	GND	39	IN1
10	I/O-B10	25	I/O-C13	40	IN3
11	I/O-B8	26	I/O-C15 (TCK)	41	V <sub>DD</sub>
12	I/O-B4	27	I/O-D15	42	I/O-A0/CK3
13	I/O-B3	28	I/O-D13	43	I/O-A2
14	I/O-B2	29	V <sub>DD</sub>	44	I/O-A5
15	I/O-B0/CK2	30	I/O-D12		

SP00624

### PZ3064 – 56-Ball Grid Array


Pkg Ball	Function	Pkg Ball	Function	Pkg Ball	Function
A1	I/O-A3	D1	I/O-A11	H1	V <sub>DD</sub>
A2	I/O-A5	D3	I/O-A12	H3	I/O-B3
A3	I/O-A7	D8	I/O-D11	H4	I/O-B2
A4	V <sub>DD</sub>	D10	V <sub>DD</sub>	H5	V <sub>DD</sub>
A5	I/O-D4			H6	I/O-C2
A6	IN0/CK0	E1	GND	H7	I/O-C3
A7	GND	E3	I/O-A13	H8	I/O-C4
A8	I/O-D2	E8	I/O-D12	H10	I/O-C11
A9	I/O-D3	E10	I/O-D15		
A10	I/O-D6			J1	I/O-B10
B1	I/O-A4	F1	I/O-A15	J10	I/O-C5
B10	I/O-D7	F3	I/O-B13		
C1	I/O-A8 (TDI)	F8	I/O-D13	K1	I/O-B8
C3	I/O-A2	F10	I/O-C15 (TCK)	K2	I/O-B5
C4	I/O-A0/CK3	G1	I/O-B15 (TMS)	K3	I/O-B4
C5	IN3	G3	I/O-B11	K4	I/O-B7
C6	IN1	G8	I/O-C13	K5	I/O-B0/CK2
C7	IN2-gtsn	G10	GND	K6	GND
C8	I/O-D0			K7	I/O-C0/CK1
C10	I/O-D8 (TDO)			K8	I/O-C10
				K9	I/O-C7
				K10	I/O-C8

SP00674

# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

## PZ3064 – 100-Pin Thin Quad Flat Package



Pin	Function	Pin	Function	Pin	Function
1	I/O-A6	33	I/O-B3	67	I/O-D12
2	I/O-A7	34	V <sub>DD</sub>	68	I/O-D11
3	V <sub>DD</sub>	35	I/O-B2	69	I/O-D10
4	I/O-A8 (TDI)	36	I/O-B1	70	NC
5	NC	37	I/O-B0/CK2	71	I/O-D9
6	I/O-A9	38	GND	72	NC
7	NC	39	V <sub>DD</sub>	73	I/O-D8 (TDO)
8	I/O-A10	40	I/O-C0/CK1	74	GND
9	I/O-A11	41	I/O-C1	75	I/O-D7
10	I/O-A12	42	I/O-C2	76	I/O-D6
11	GND	43	GND	77	NC
12	I/O-A13	44	I/O-C3	78	NC
13	I/O-A14	45	I/O-C4	79	I/O-D5
14	I/O-A15	46	I/O-C5	80	I/O-D4
15	I/O-B15 (TMS)	47	I/O-C6	81	I/O-D3
16	I/O-B14	48	I/O-C7	82	V <sub>DD</sub>
17	I/O-B13	49	NC	83	I/O-D2
18	V <sub>DD</sub>	50	NC	84	I/O-D1
19	I/O-B12	51	V <sub>DD</sub>	85	I/O-D0
20	I/O-B11	52	I/O-C8	86	GND
21	I/O-B10	53	NC	87	IN0/CK0
22	NC	54	I/O-C9	88	IN2-gtsn
23	I/O-B9	55	NC	89	IN1
24	NC	56	I/O-C10	90	IN3
25	I/O-B8	57	I/O-C11	91	V <sub>DD</sub>
26	GND	58	I/O-C12	92	I/O-A0/CK3
27	NC	59	GND	93	I/O-A1
28	NC	60	I/O-C13	94	I/O-A2
29	I/O-B7	61	I/O-C14	95	GND
30	I/O-B6	62	I/O-C15 (TCK)	96	I/O-A3
31	I/O-B5	63	I/O-D15	97	I/O-A4
32	I/O-B4	64	I/O-D14	98	I/O-A5
		65	I/O-D13	99	NC
		66	V <sub>DD</sub>	100	NC

SP00556

## Package Thermal Characteristics

Philips Semiconductors uses the Temperature Sensitive Parameter (TSP) method to test thermal resistance. This method meets Mil-Std-883C Method 1012.1 and is described in Philips 1995 IC Package Databook. Thermal resistance varies slightly as a function of input power. As input power increases, thermal resistance changes approximately 5% for a 100% change in power.

Figure 7 is a derating curve for the change in  $\Theta_{JA}$  with airflow based on wind tunnel measurements. It should be noted that the wind flow dynamics are more complex and turbulent in actual applications than in a wind tunnel. Also, the test boards used in the wind tunnel contribute significantly to forced convection heat transfer, and may not be similar to the actual circuit board, especially in size.

Package	$\Theta_{JA}$
44-pin PLCC	44.9°C/W
44-pin TQFP	60.8°C/W
56-ball LFBGA	65°C/W
100-pin TQFP	47.4°C/W





Figure 7. Average Effect of Airflow on  $\Theta_{JA}$

64 macrocell CPLD with enhanced clocking

PZ3064A/PZ3064D

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	b <sub>p</sub>	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>D</sub>	e <sub>E</sub>	H <sub>D</sub>	H <sub>E</sub>	k	k <sub>1</sub> max.	L <sub>p</sub>	v	w	y	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27	16.00 14.99	16.00 14.99	17.65 17.40	17.65 17.40	1.22 1.07	0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
inches	0.180 0.165	0.020	0.01	0.12	0.021 0.013	0.032 0.026	0.656 0.650	0.656 0.650	0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT187-2	112E10	MO-047AC				92-11-17 95-02-25




# 64 macrocell CPLD with enhanced clocking

# PZ3064A/PZ3064D

**TQFP44:** plastic thin quad flat package; 44 leads; body 10 x 10 x 1.0 mm

**SOT376-1**



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>D</sub>	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.2	0.15 0.05	1.05 0.95	0.25	0.45 0.30	0.18 0.12	10.1 9.9	10.1 9.9	0.8	12.15 11.85	12.15 11.85	1.0	0.75 0.45	0.50 0.36	0.2	0.2	0.1	1.2 0.8	1.2 0.8	7° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.





OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT376-1						95-05-22 96-04-02

64 macrocell CPLD with enhanced clocking

PZ3064A/PZ3064D

**LFBGA56: low profile fine-pitch ball grid array package; 56 balls; body 6 x 6 x 1.05 mm**

**SOT516-1**



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	b	D	E	e	v	w	y	Z <sub>D</sub>	Z <sub>E</sub>
mm	1.35	0.25 0.15	1.2 0.9	0.35 0.25	6.1 5.9	6.1 5.9	0.5	0.2	0.15	0.1	0.93 0.58	0.93 0.58


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT516-1						98-10-21

64 macrocell CPLD with enhanced clocking

PZ3064A/PZ3064D

TQFP100: plastic thin quad flat package; 100 leads; body 14 x 14 x 1.0 mm

SOT386-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A <sub>max.</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>D</sub>	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.2	0.15 0.05	1.05 0.95	0.25	0.27 0.17	0.18 0.12	14.1 13.9	14.1 13.9	0.5	16.15 15.85	16.15 15.85	1.0	0.75 0.45	0.50 0.36	0.2	0.08	0.1	1.15 0.85	1.15 0.85	7° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT386-1						-95-05-23- 96-04-02

## 64 macrocell CPLD with enhanced clocking

PZ3064A/PZ3064D

**Data sheet status**

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

**Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1999  
All rights reserved. Printed in U.S.A.

Date of release: 06-99

Document order number:

9397-750-06115

*Let's make things better.*