

### CMOS STATIC RAM 256K (256K x 1-BIT)

### PRELIMINARY IDT 71257S IDT 71257L

#### **FEATURES:**

- High-speed (equal access and cycle time)
  - Military: 25/35/45/55/70ns (max.)
  - Commercial: 20/25/35/45/55ns (max.)
- Low-power operation
  - IDT71257S

Active: 400mW (typ.) Standby: 400uW (typ.)

- IDT71257L

Active: 350mW (typ.) Standby: 100µW (typ.)

- Battery backup operation 2V data retention (L version only)
- Produced with advanced CEMOS<sup>™</sup> high-performance technology
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- · Static operation: no clocks or refresh required
- Available in high-density industry standard 24-pin, 300 mil DIP, 24-pin SOIC, and LCC.
- · Three-state outputs
- . Military product compliant to MIL-STD-883, Class B

#### DESCRIPTION:

The IDT71257 is a 262,144-bit high-speed static RAM organized as 256K x 1. It is fabricated using IDT's high-performance, high-reliability CEMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.

Access times as fast as 20ns are available with typical power consumption of only 350mW. The IDT71257 offers a reduced power standby mode, Ise1, which enables the designer to greatly reduce device power requirements. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 100µW operation off a 2V battery.


All inputs and outputs of the IDT71257 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT71257 is packaged in a 24-pin 300 mil DIP, a 24-pin SOIC, and a 28-pin Leadless chip carrier, providing high board-level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### PIN CONFIGURATION

#### **FUNCTIONAL BLOCK DIAGRAM**





CEMOS is a trademark of Integrated Device Technology, Inc.

#### **MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**JANUARY 1989** 

#### LOGIC SYMBOL





#### **PIN NAMES**

A0 - A17	Addresses
D <sub>IN</sub>	Data Input
CS	Chip Select
WE	Write Enable
D <sub>out</sub>	Data Output
GND	Ground
V <sub>CC</sub>	Power

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

1 6 1711 6 117	HONE AND SO	FFLI VOL	IAGE
GRADE	AMBIENT TEMPERATURE	GND	Voc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

#### **ABSOLUTE MAXIMUM RATINGS (1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	v
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to + 125	-65 to + 150	•c
P <sub>T</sub>	Power Dissipation	1.0	1.0	w
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
ν <sub>cc</sub>	Supply Voltage	4.5	5.0	5.5	v
GND	Supply Voltage	0	0	0	v
V <sub>IH</sub>	Input High Voltage	2.2	-	6.0	٧
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

#### NOTE:

1.  $V_{\rm IL} = -3.0V$  for pulse width less than 20ns.

#### DC ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 5.0V ±10%

SYMBOL	PARAMETER	TEST CONDITIONS		IDT7	12578	IDT7	1257L	UNIT
				MIN.	MAX.	MIN.	MAX.	UNII
ltut	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	_	10		5	
1101	mpar counage Carrent	TCC - Wax:, VIN - GIAD to VCC	COM'L.		5	_	2	μА
الما	Output Leakage Current	V <sub>CC</sub> = Max.	MIL.	-	10	_	5	
1.01		$\frac{V_{CC}}{CS} = Max.$ $\frac{V_{CS}}{CS} = V_{IH}, V_{OUT} = GND \text{ to } V_{CC}$	COM'L.	-	5		2	μΑ
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.		_	0.4	_	0.4	
*OL	Output Low Voltage	$I_{OL} = 10$ mA, $V_{CC} = Min$ .		-	0.5	_	0.5	v
V <sub>OH</sub>	Output High Voltage	IoH = -4mA, V <sub>CC</sub> = Min.	_	2.4	_	2.4		

#### DC ELECTRICAL CHARACTERISTICS (1) ( $V_{CC} = 5V \pm 10\%$ , $V_{LC} = 0.2V$ , $V_{HC} = V_{CC} - 0.2V$ )

SYMBOL	PARAMETER	POWER	FUNCTION	71257 71257 COM'L	L20	71257S 71257L COM'L.	25 (4)		7835 7L35 L. MIL.	71257 71257 COM'L	L45	71257 71257 COM'L	7L55	7125 7125 COMI	7L70	UNIT
	Operating Power Supply Current	s	READ	70		60	70	50	60	50	60	50	60	-	60	
lcc1	CS = V <sub>IL</sub> ,		WRITE <sup>(2)</sup>	120	-	110	120	100	110		110	100	110	1	110	mA
001	Outputs Open,	L	READ	50	-	40	50	30	40	30	40	30	40	1	40	
	V <sub>CC</sub> = Max., f = 0 <sup>(3)</sup>		WRITE <sup>(2)</sup>	110	-	100	110	90	100	90	100	90	100	,	100	
	Dynamic Operating	s	READ	170	_	160	170	150	160	150	160	150	160	ŀ	160	
l <sub>CC2</sub>	Current <del>CS</del> = V <sub>II</sub> ,	5	WRITE <sup>(2)</sup>	170		160	170	150	160	150	160	150	160	1	160	mA
2	Outputs Open,	L.	READ	150	-	140	150	130	140	130	140	130	140	1	140	ш
	$V_{CC} = Max., f = f_{MAX}^{(3)}$	_	WRITE(2)	150	1	140	150	130	140	130	140	130	140	-	140	
±sa	Standby Power Supply Current (TTL Level) CS ≥ V <sub>IH</sub> ,	Ø		35	-	35	35	35	35	35	35	35	35	l ,	35	mA
	V <sub>CC</sub> = Max., Outputs Open, $f = f_{MAX}^{(3)}$	L		20	ı	20	20	20	20	20	20	20	20	_	20	1110
l <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level)	S		30		30	35	30	35	30	35	30	35	1	35	mA
	$\overline{CS} \ge V_{HC}$ , $V_{CC} = Max$ . $f = 0^{(3)}$	٦		1.5	1	1.5	4.5	1.5	4.5	1.5	4.5	1.5	4.5	-	4.5	1110

#### NOTES:

- 1. All values are maximum guaranteed values.
- Write cycle current specifications are included to aid in the design of extremely sensitive applications. It should be noted that in most systems the ratio of read cycles to write cycles is extremely high. When comparing these figures to those on other data sheets, we recommend that the read cycle data is used (especially where "Average" current consumption figures are specified).
- 3. At f = f<sub>MAX</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/t<sub>RC</sub>, f = 0 means no input lines change.
- 4. Preliminary data for military devices only.

#### CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	11	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	11	pF

#### NOTE:

 This parameter is determined by device characterization but is not production tested.

#### TRUTH TABLE ( $V_{LC} = 0.2V$ , $V_{HC} = V_{CC} - 0.2V$ )

WE	ČS	OUTPUT	MODE
Х	н	Hi-Z	Standby (I <sub>SB</sub> )
X	V <sub>HC</sub>	Hi-Z	Standby (IsB1)
Н	L	D <sub>OUT</sub>	Read
L	L	Hi-Z	Write

#### NOTE:

1.  $H = V_{iH}$ ,  $L = V_{iL}$ , X = Don't Care

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only)  $V_{IC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ 

					TY	P. <sup>(1)</sup>	M/	AX.	
SYMBOL	PARAMETER	TEST CONDITIONS	•	MIN.	V <sub>€</sub>	@ 3.0V	2.0V	3.0V	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	-		2.0	-	-	-	-	٧
			MIL.	_	50	75	2000	3000	
ICCOR	Data Retention Current	<del></del>	COM'L.	-	50	75	500	750	μA
t <sub>CDR</sub> (3)	Chip Deselect to Data Retention Time	CS ≥ V <sub>HC</sub>		0	-	_	-		ns
t <sub>R</sub> (3)	Operation Recovery Time			t <sub>RC</sub> (2)	_	_	-	-	ns

#### NOTES:

- 1.  $T_A = +25^{\circ}C$
- 2. t<sub>BC</sub> = Read Cycle Time
- 3. This parameter is guaranteed, but not tested.

#### LOW VCC DATA RETENTION WAVEFORM



#### **ACTEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for  $t_{\text{OLZ}}$ ,  $t_{\text{CLZ}}$ ,  $t_{\text{OHZ}}$ ,  $t_{\text{WHZ}}$ ,  $t_{\text{CHZ}}$ ,  $t_{\text{OW}}$ )


\*Including scope and jig.

### AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)


SYMBOL	PARAMETER	71257 71257 MIN.	S20 <sup>(1)</sup> L20 <sup>(1)</sup> MAX.			7125 7125 MIN.		7125	7845 7L45 MAX.	71257 71257 MIN.			'S70 <sup>(2)</sup> 'L70 <sup>(2)</sup> MAX.	UNIT
READ CY	CLE													
t <sub>RC</sub>	Read Cycle Time	20		25		35	_	45	_	55		70		ns
t <sub>AA</sub>	Address Access Time		20	-	25	-	35	-	45	~	55	-	70	ns
tacs	Chip Select Access Time	-	20	-	25	_	35	-	45	~	55	-	70	ns
t <sub>CLZ</sub>	Chip Select to Output In Low Z (3)	5	1	5	-	5	-	5	-	5	1	5	-	ns
t <sub>PU</sub>	Chip Select to Power Up Time (3)	0	_	0	_	0	_	0	-	0	-	0	_	ns
t <sub>PD</sub>	Chip Deselect to Power Down Time(3)	_	20	_	25		35	-	45	1	55		70	ns
t <sub>CHZ</sub>	Chip Deselect to Output in High Z (3)	_	10	_	13	_	15		20	-	25	_	30	ns
t <sub>OH</sub>	Output Hold from Address Change	5	_	5	_	5	-	5	-	5	-	5	-	ns

- 1. 0°C to +70°C temperature range only.
- -55°C to + 125°C temperature range only.
   This parameter guaranteed but not tested.


#### TIMING WAVEFORM OF READ CYCLE NO. 1(1)



#### TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2)



#### TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3)




- 1. WE is high for read cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition low.
- 4. Transition is measured ±200mV from steady state with 5pF load (including scope and jig).

#### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ±10%, All Temperature Ranges)


SYMBOL	PARAMETER	71257 71257	71257S20 <sup>(1)</sup> 71257L20 <sup>(1)</sup>		71257\$25 71257L25		71257S35 71257L35		71257\$45 71257L45		'855 'L55	71257870 <sup>(2)</sup> 71257L70 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX	
WRITE C	YCLE													
twc	Write Cycle Time	20	-	20	_	30	-	40		50	-	60	-	ns
t <sub>CW</sub>	Chip Select to End of Write	20	-	20	-	30		40	1	50	_	60	1	ns
t <sub>AW</sub>	Address Valid to End of Write	20	-	20	-	30	-	40	-	50		60	1	ns
t <sub>AS</sub>	Address Set-up Time	0	-	0		0		0		0		0	_	ns
t <sub>WP</sub>	Write Pulse Width	20	_	20	_	30		40	-	50	_	60		ns
twa	Write Recovery Time	0	_	0	-	0	-	0	-	Ô	-	0	-	ns
t <sub>WHZ</sub>	Write Enable to Output in High Z (3)	-	13	-	13	-	15	-	20	_	25	ı	30	ns
t <sub>DW</sub>	Data Valid to End of Write	15	-	15	_	20	_	25	_	30		35	1	ns
t <sub>DH</sub>	Data Hold Time	0	-	0		0	_	0	_	0	-	0	-	ns
tow	Output Active from End of Write (3)	5	-	5	-	5	1	5	+	5	-	5	+	ns

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (1, 2, 3) (WE CONTROLLED TIMING)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (1.2,3,4) (CS CONTROLLED TIMING)



- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (tow or twe) of a low CS and a low WE.
- 3. t<sub>WR</sub> is measured from the earlier of CS or WE going high to the end of the write cycle.
- 4. If the CS low transition occurs simultaneous with or after the WE low transition, the outputs remain in the high impedance state.
- 5. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

## 4

#### **ORDERING INFORMATION**

