

LTC6102/LTC6102HV

Precision Zero Drift Current Sense Amplifier

FEATURES

- Supply Range:
 - 4V to 60V, 70V Absolute Maximum (LTC6102) 5V to 100V, 105V Absolute Maximum (LTC6102HV)
- ±10µV Input Offset Maximum
- ±50nV/°C Input Offset Drift Maximum
- Fast Response: 1µs Step Response
- Gain Configurable with Two Resistors
- Low Input Bias Current: 3nA Maximum
- PSRR 130dB Minimum
- Output Currents up to 1mA
- Operating Temperature Range: -40°C to 125°C
- Available in 8-Lead MSOP and 3mm × 3mm DFN Packages

APPLICATIONS

- Current Shunt Measurement
- Battery Monitoring
- Remote Sensing
- Power Management
- Load Protection
- Motor Control
- Automotive Controls

∠7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.

DESCRIPTION

The LTC®6102/LTC6102HV are versatile, high voltage, high-side current sense amplifiers. Their high supply voltage rating allows their use in almost any application, while the low drift and offset ensure accuracy across a wide range of operating conditions.


The LTC6102/LTC6102HV monitor current via the voltage across an external sense resistor (shunt resistor). Internal circuitry converts input voltage to output current, allowing a small sense signal on a large common mode voltage to be translated to a ground-referred signal. Low DC offset allows the use of very low shunt resistor values and large gain-setting resistors. As a result, power loss in the shunt is reduced.

The wide operating supply and high accuracy make the LTC6102/LTC6102HV ideal for a large array of applications from automotive to industrial and power management. A maximum input sense voltage of 2V allows a wide range of currents and voltages to be monitored. Fast response makes the LTC6102/LTC6102HV the perfect choice for load current warnings and shutoff protection control.


The LTC6102/LTC6102HV are available in 8-lead MSOP and $3\text{mm} \times 3\text{mm}$ DFN packages.

TYPICAL APPLICATION

10A Current Sense with 10mA Resolution and 100mW Maximum Dissipation



Dynamic Range vs Maximum Power Dissipation in R_{SENSE} at 10A






ABSOLUTE MAXIMUM RATINGS


(Note 1) Total Supply Voltage (V+ to V ⁻):
LTC610270V
LTC6102HV105V
Input Voltage Range
$(-INF, -INS)$ $(V^+ - 4V \text{ to } V^+ + 0.3V)$
$(+IN)$ $(V^+ - 20V \text{ to } V^+ + 1V)$
Output Voltage Range
(OUT) $(V^ 0.3V \text{ to } V^- + 9V)$
Input Current
(–INF, –INS)±10mA
(+IN)–10mA

Output Current	(+1mA, -10mA)
Output Short Circuit Duration	Indefinite
Operating Temperature Range: (Note 2	
LTC6102C/LTC6102HVC	–40°C to 85°C
LTC6102I/LTC6102HVI	–40°C to 85°C
LTC6102H/LTC6102HVH	–40°C to 125°C
Specified Temperature Range: (Note 2)
LTC6102C/LTC6102HVC	0°C to 70°C
LTC6102I/LTC6102HVI	40°C to 85°C
LTC6102H/LTC6102HVH	–40°C to 125°C
Storage Temperature Range	–65°C to 150°C

PIN CONFIGURATION



 T_{JMAX} = 150°C, θ_{JA} = 60°C/W EXPOSED PAD (PIN 9) IS V⁻, MUST BE SOLDERED TO PCB



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6102CDD#PBF	LTC6102CDD#TRPBF	LCKH	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102IDD#PBF	LTC6102IDD#TRPBF	LCKH	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102HDD#PBF	LTC6102HDD#TRPBF	LCKH	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LTC6102HVCDD#PBF	LTC6102HVCDD#TRPBF	LCVC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102HVIDD#PBF	LTC6102HVIDD#TRPBF	LCVC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102HVHDD#PBF	LTC6102HVHDD#TRPBF	LCVC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LTC6102CMS#PBF	LTC6102CMS#TRPBF	LTCKJ	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102IMS#PBF	LTC6102IMS#TRPBF	LTCKJ	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102HMS#PBF	LTC6102HMS#TRPBF	LTCKJ	8-Lead Plastic MSOP	-40°C to 125°C
LTC6102HVCMS#PBF	LTC6102HVCMS#TRPBF	LTCVB	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102HVIMS#PBF	LTC6102HVIMS#TRPBF	LTCVB	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102HVHMS#PBF	LTC6102HVHMS#TRPBF	LTCVB	8-Lead Plastic MSOP	-40°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6102CDD	LTC6102CDD#TR	LCKH	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102IDD	LTC6102IDD#TR	LCKH	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102HDD	LTC6102HDD#TR	LCKH	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C



ORDER INFORMATION

LEAD BASED FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6102HVCDD	LTC6102HVCDD#TR	LCVC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102HVIDD	LTC6102HVIDD#TR	LCVC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC6102HVHDD	LTC6102HVHDD#TR	LCVC	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LTC6102CMS	LTC6102CMS#TR	LTCKJ	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102IMS	LTC6102IMS#TR	LTCKJ	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102HMS	LTC6102HMS#TR	LTCKJ	8-Lead Plastic MSOP	-40°C to 125°C
LTC6102HVCMS	LTC6102HVCMS#TR	LTCVB	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102HVIMS	LTC6102HVIMS#TR	LTCVB	8-Lead Plastic MSOP	-40°C to 85°C
LTC6102HVHMS	LTC6102HVHMS#TR	LTCVB	8-Lead Plastic MSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS (LTC6102) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $R_{IN} = 10\Omega$, $R_{OUT} = 10k$, $V_{SENSE}^{+} = V^{+}$ (see Figure 1 for details), $V^{+} = 12V$, $V^{-} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V ⁺	Supply Voltage Range			4		60	V
V _{OS}	Input Offset Voltage (Note 3) Input Offset Voltage (Note 4)	$V_{SENSE} = 100 \mu V$ $6V \le V^{+} \le 60 V$ $V^{+} = 4V$ $6V \le V^{+} \le 60 V$ $V^{+} = 4V$			3 5 3 5	10 25 35 50	μV μV μV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift (Note 3)	V _{SENSE} = 100μV LTC6102C, LTC6102I LTC6102H	•		25 25	50 75	nV/°C nV/°C
I _B	Input Bias Current (Note 5)	R _{IN} = 40k, V _{SENSE} = 2mV LTC6102C, LTC6102I LTC6102H	•		60	3 20	pA nA nA
PSRR	Power Supply Rejection Ratio	$V_{SENSE} = 100 \mu V$ $V^{+} = 6V \text{ to } 60 V$ $V^{+} = 4V \text{ to } 60 V$	•	130 125 120 115	150 140		dB dB dB dB
V _{SENSE(MAX)}	Input Sense Voltage Full Scale (V ⁺ – V _{IN} ⁺)	Error <1%, R_{IN} = 10k, R_{OUT} = 10k $6V \le V^+ \le 60V$ V^+ = 4V	•	2 0.8			V
V _{OUT}	Maximum Output Voltage	$V_{SENSE} = 2mV, R_{OUT} = 100k$ $12V \le V^{+} \le 60V$ $V^{+} = 6V$ $V^{+} = 4V$	•	8 3 1			V V V
I _{OUT}	Maximum Output Current	$6V \le V^+ \le 60V$, $R_{IN} = 1k$, $R_{OUT} = 1k$, $V_{SENSE} = 1.1V$ $V^+ = 4V$, $R_{IN} = 10\Omega$, $R_{OUT} = 1k$, $V_{SENSE} = 11mV$	•	1 0.5			mA mA
t _r	Input Step Response (to 2.5V on a 5V Output Step)	ΔV_{SENSE} = 100mV Transient, 6V \leq V ⁺ \leq 60V, R _{IN} = 100 Ω , R _{OUT} = 4.99k, I _{OUT} = 100 μ A V ⁺ = 4V			1 1.5		μs μs
BW	Signal Bandwidth	$I_{OUT} = 200\mu A, R_{IN} = 100\Omega, R_{OUT} = 4.99k$ $I_{OUT} = 1mA, R_{IN} = 100\Omega, R_{OUT} = 4.99k$			140 200		kHz kHz



ELECTRICAL CHARACTERISTICS (LTC6102HV) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $R_{IN} = 10\Omega$, $R_{OUT} = 10k$, $V_{SENSE}^{+} = V^{+}$ (see Figure 1 for details), $V^{+} = 12V$, $V^{-} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
e _N	Input Noise Voltage	0.1Hz to 10Hz			2		μV _{P-F}
Is	Supply Current	V+ = 4V, I _{OUT} = 0, R _{IN} = 10k, R _{OUT} = 100k			275	400	μA
		$V^{+} = 6V$, $I_{OUT} = 0$, $R_{IN} = 10k$, $R_{OUT} = 100k$			290	475 425 500	μΑ μΑ μΑ
		$V^{+} = 12V$, $I_{OUT} = 0$, $R_{IN} = 10k$, $R_{OUT} = 100k$			300	450 525	μΑ μΑ
		V ⁺ = 60V, I _{OUT} = 0, R _{IN} = 10k, R _{OUT} = 100k LTC6102C, LTC6102I LTC6102H	•		420	575 650 675	μΑ μΑ μΑ
f _S	Sampling Frequency				10		kHz
V ⁺	Supply Voltage Range			5		100	V
V _{OS}	Input Offset Voltage (Note 3) Input Offset Voltage (Note 4)	$V_{SENSE} = 100 \mu V$ $6V \le V^{+} \le 100 V$ $V^{+} = 5V$ $6V \le V^{+} \le 100 V$ $V^{+} = 5V$			3 5 3 5	10 25 35 50	μV μV μV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift (Note 3)	V _{SENSE} = 100µV LTC6102HVC, LTC6102HVI LTC6102HVH	•		25 25	50 75	nV/°C nV/°C
I _B	Input Bias Current (Note 5)	R _{IN} = 40k, V _{SENSE} = 2mV LTC6102HVC, LTC6102HVI LTC6102HVH	•		60	3 20	pA nA nA
PSRR	Power Supply Rejection Ratio	V _{SENSE} = 100µV V ⁺ = 6V to 100V V ⁺ = 5V to 100V	•	130 125 120 115	150 140		dB dB dB
V _{SENSE(MAX)}	Input Sense Voltage Full Scale (V ⁺ – V _{+IN})	Error <1%, R_{IN} = 10k, R_{OUT} = 10k 6V \leq V ⁺ \leq 100V V ⁺ = 5V	•	2			V
V _{OUT}	Maximum Output Voltage	$V_{SENSE} = 2mV$, $R_{OUT} = 100k$ $12V \le V^{+} \le 100V$ $V^{+} = 5V$	•	8			V V
I _{OUT}	Maximum Output Current	$6V \le V^+ \le 100V$, $R_{IN} = 1k$, $R_{OUT} = 1k$, $V_{SENSE} = 1.1V$ $V^+ = 5V$, $R_{IN} = 10\Omega$, $R_{OUT} = 1k$, $V_{SENSE} = 11mV$	•	1 0.5			mA mA
t _r	Input Step Response (to 2.5V on a 5V Output Step)	ΔV_{SENSE} = 100mV Transient, 6V \leq V ⁺ \leq 100V, R_{IN} = 100 Ω , R_{OUT} = 4.99k, I_{OUT} = 100 μ A			1		μs
BW	Signal Bandwidth	V^{+} = 5V I_{OUT} = 200μA, R_{IN} = 100Ω, R_{OUT} = 4.99k			1.5 140 200		μs kHz kHz
e _N	Input Noise Voltage	$I_{OUT} = 1 \text{mA}, R_{IN} = 100\Omega, R_{OUT} = 4.99 \text{k}$ 0.1Hz to 10Hz			200		μV _{Р-Р}
I _S	Supply Current	V ⁺ = 5V, I _{OUT} = 0, R _{IN} = 10k, R _{OUT} = 100k			275	400	μA
15	oupply outlone	$V^{+} = 6V$, $I_{OUT} = 0$, $R_{IN} = 10k$, $R_{OUT} = 100k$	•		280	475 425	μA μA
		V ⁺ = 12V, I _{OUT} = 0, R _{IN} = 10k, R _{OUT} = 100k			290	500 450 525	μΑ μΑ μΑ
		V ⁺ = 100V, I _{OUT} = 0, R _{IN} = 10k, R _{OUT} = 100k LTC6102HVC, LTC6102HVI LTC6102HVH	•		420	575 650 675	μΑ μΑ μΑ
f _S	Sampling Frequency				10		kHz

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. In addition to the Absolute Maximum Ratings, the output current of the LTC6102 must be limited to ensure that the power dissipation in the LTC6102 does not allow the die temperature to exceed 150°C. See the Applications Information "Output Current Limitations Due to Power Dissipation" for further information.

Note 2: The LTC6102C/LTC6102HVC are guaranteed to meet specified performance from 0°C to 70°C. The LTC6102C/LTC6102HVC are designed, characterized and expected to meet specified performance from –40°C to 85°C but are not tested or QA sampled at these temperatures. LTC6102I/


LTC6102HVI are guaranteed to meet specified performance from -40°C to 85°C. The LTC6102H/LTC6102HVH are guaranteed to meet specified performance from -40°C to 125°C.


Note 3: These Parameters are guaranteed by design and are not 100% tested. Thermocouple effects preclude measurements of these voltage levels during automated testing.


Note 4: Limits are fully tested. Limit is determined by high speed automated test capability.

Note 5: I_B specification is limited by practical automated test resolution. Please refer to the Typical Performance Characteristics section for more information regarding actual typical performance. For tighter specifications, please contact LTC Marketing.


TYPICAL PERFORMANCE CHARACTERISTICS



















LTC6102: I_{OUT} Maximum vs Temperature







TYPICAL PERFORMANCE CHARACTERISTICS








LTC6102 Output Error Due to





















TYPICAL PERFORMANCE CHARACTERISTICS


Step Response Rising Edge




Step Response Falling Edge




PSRR vs Frequency



Input Referred Noise 0.1Hz to 10Hz



Noise Spectral Density



PIN FUNCTIONS

-INS (Pin 1): Amplifier Inverting Input. When tied to –INF, the internal sense amplifier will drive –INS to the same potential as +IN.

-INF (Pin 2): Force Input. This pin carries the input current from R_{IN} and must be tied to -INS near R_{IN} . A resistor (R_{IN}) tied from V⁺ to -INF sets the output current $I_{OUT} = V_{SENSE}/R_{IN}$. V_{SENSE} is the voltage across the external R_{SENSE} .

V⁻ (**Pins 3, 5**): Negative Supply.

OUT (Pin 4): Open-Drain Current output. OUT will source a current that is proportional to the sense voltage into an ex-

ternal resistor. IOUT is the same current that enters -INF.

 V_{REG} (Pin 6): Internal Regulated Supply. A 0.1µF (or larger) capacitor should be tied from V_{REG} to V^+ . V_{REG} is not designed to drive external circuits.

V⁺ **(Pin 7):** Positive Supply. Supply current is drawn through this pin.

+IN (Pin 8): Amplifier Non-Inverting Input. Must be tied to the system load end of the sense resistor.

Exposed Pad (Pin 9, DFN Only): V⁻. The Exposed Pad must be soldered to PCB.



BLOCK DIAGRAM




Figure 1. LTC6102/LTC6102HV Block Diagram and Typical Connection

APPLICATIONS INFORMATION

The LTC6102 high side current sense amplifier (Figure 1) provides accurate monitoring of current through a user-selected sense resistor. The sense voltage is amplified by a user-selected gain and level shifted from the positive power supply to a ground-referred output. The output signal is analog and may be used as is or processed with an output filter.

Theory of Operation

An internal sense amplifier loop forces –INS to have the same potential as +IN. Connecting an external resistor, R_{IN} , between –INS and V+ forces a potential across R_{IN} that is the same as the sense voltage across R_{SENSE} . A corresponding current, V_{SENSE}/R_{IN} , will flow through R_{IN} . The high impedance inputs of the sense amplifier will not conduct this input current, so it will flow through the –INF pin and an internal MOSFET to the output pin.

The output current can be transformed into a voltage by adding a resistor from OUT to V^- . The output voltage is then $V_0 = V^- + I_{OUT} \bullet R_{OUT}$.

Useful Gain Configurations

GAIN	R _{IN}	R _{OUT}	V _{SENSE} AT V _{OUT} = 5V
200	49.9Ω	10k	25mV
500	20Ω	10k	10mV
1000	10Ω	10k	5mV
4990	1Ω	4.99k	1mV

Selection of External Current Sense Resistor

The external sense resistor, R_{SENSE} , has a significant effect on the function of a current sensing system and must be chosen with care.

First, the power dissipation in the resistor should be considered. The system load current will cause both heat dissipation and voltage loss in R_{SENSE}. As a result, the sense resistor should be as small as possible while still providing the input dynamic range required by the measurement. Note that input dynamic range is the difference between the maximum input signal and the minimum accurately reproduced signal, and is limited primarily by input DC offset of the internal amplifier of the LTC6102. In addition, R_{SENSE} must be small enough that V_{SENSE} does not exceed the maximum sense voltage specified by the LTC6102 or the sense resistor, even under peak load conditions. As an example, an application may require that the maximum sense voltage be 100mV. If this application is expected to draw 20A at peak load, R_{SENSE} should be no more than $5m\Omega$.

Once the maximum R_{SENSE} value is determined, the minimum sense resistor value will be set by the resolution or dynamic range required. The minimum signal that can be accurately represented by this sense amp is limited by the input offset. As an example, the LTC6102 has a typical input offset of $3\mu V$. If the minimum current is 1mA, a sense resistor of $3m\Omega$ will set V_{SENSE} to $3\mu V$.



This is the same value as the input offset. A larger sense resistor will reduce the error due to offset by increasing the sense voltage for a given load current.

For this example, choosing a $5m\Omega$ R_{SENSE} will maximize the dynamic range and provide a system that has 100mV across the sense resistor at peak load (20A), while input offset causes an error equivalent to only 0.6mA of load current.


Peak dissipation is 2W. If a $0.5m\Omega$ sense resistor is employed, then the effective current error is 6mA (0.03% of full-scale), while the peak sense voltage is reduced to 10mV at 20A, dissipating only 200mW.

The low offset and corresponding large dynamic range of the LTC6102 make it more flexible than other solutions in this respect. The $3\mu V$ typical offset gives 100dB of dynamic range for a sense voltage that is limited to 300mV max, and over 116dB of dynamic range if a maximum of 2V is allowed.

The previous example assumes that a large output dynamic range is required. For circuits that do not require large dynamic range, the wide input range of the LTC6102 may be used to reduce the size of the sense resistor, reducing power loss and increasing reliability. For example, in a 100A circuit requiring 60dB of dynamic range, the input offset and drift of most current-sense solutions will require that the shunt be chosen so that the sense voltage is at least 100mV at full scale so that the minimum input is greater than $100\mu\text{V}$. This will cause power dissipation in excess of 10W at full scale! That much power loss can put a significant load on the power supply and create thermal design headaches. In addition, heating in the sense resistor can reduce its accuracy and reliability.

In contrast, the large dynamic range of the LTC6102 allows the use of a much smaller sense resistor. The LTC6102 allows the minimum sense voltage to be reduced to less than 10 μ V. The peak sense voltage would then be 10mV, dissipating only 1W at 100A in a 100 μ Ω sense resistor! With a specialized sense resistor, the same system would allow peak currents of more than 1000A without exceeding the input range of the LTC6102 or damaging the shunt.

Dynamic Range vs Maximum Power Dissipation in R_{SENSE}



Sense Resistor Connection

Kelvin connection of +IN and -INS to the sense resistor should be used in all but the lowest power applications. Solder connections and PC board interconnections that carry high current can cause significant error in measurement due to their relatively large resistances. One 10mm × 10mm square trace of one-ounce copper is approximately $0.5m\Omega$. A 1mV error can be caused by as little as 2A flowing through this small interconnect. This will cause a 1% error in a 100mV signal. A 10A load current in the same interconnect will cause a 5% error for the same 100mV signal. An additional error is caused by the change in copper resistance over temperature, which is in excess of 0.4%/°C. By isolating the sense traces from the high-current paths, this error can be reduced by orders of magnitude. A sense resistor with integrated Kelvin sense terminals will give the best results. Figure 2 illustrates the recommended method. Note that the LTC6102 has a Kelvin input structure such that current flows into -INF. The -INS and -INF pins should be tied as close as possible to R_{IN}. This reduces the parasitic series resistance so that R_{IN} may be as low as 1Ω , allowing high gain settings to be used with very little gain error.



Selection of External Input Resistor, RIN

The external input resistor, R_{IN} , controls the transconductance of the current sense circuit, $I_{OUT} = V_{SENSE}/R_{IN}$. For example, if $R_{IN} = 100$, then $I_{OUT} = V_{SENSE}/100$ or $I_{OUT} = 100$ and for $V_{SENSE} = 100$ mV.




Figure 2. Kelvin Input Connection Preserves Accuracy with Large Load Current and Large Output Current

 R_{IN} should be chosen to provide the required resolution while limiting the output current. At low supply voltage, I_{OUT} may be as much as 1mA. By setting R_{IN} such that the largest expected sense voltage gives $I_{OUT} = 1$ mA, then the maximum output dynamic range is available. Output dynamic range is limited by both the maximum allowed output current (Note 1) and the maximum allowed output voltage, as well as the minimum practical output signal. If less dynamic range is required, then R_{IN} can be increased accordingly, reducing the output current and power dissipation. If small sense currents must be resolved accurately in a system that has very wide dynamic range, a smaller R_{IN} may be used if the max current is limited in

another way, such as with a Schottky diode across R_{SENSE} (Figure 3). This will reduce the high current measurement accuracy by limiting the result, while increasing the low current measurement resolution. This approach can be helpful in cases where occasional large burst currents may be ignored.

Care should be taken when designing the PC board layout for R_{IN} , especially for small R_{IN} values. All trace and interconnect impedances will increase the effective R_{IN} value, causing a gain error. It is important to note that the large temperature drift of copper resistance will cause a change in gain over temperature if proper care is not taken to reduce this effect.




Figure 3. Shunt Diode Limits Maximum Input Voltage to Allow Better Low Input Resolution Without Overranging

To further limit the effect of trace resistance on gain, maximizing the accuracy of these circuits, the LTC6102 has been designed with a Kelvin input. The inverting terminal (–INS) is separate from the feedback path (–INF). During operation, these two pins must be connected together. The design of the LTC6102 is such that current into –INS is input bias current only, which is typically 60pA at 25°C. Almost all of the current from R_{IN} flows into –INF, through the LTC6102, and into R_{OUT} via the OUT pin. In order to minimize gain error, –INS should be routed in a separate path from –INF to a point as close to R_{IN} as possible. In addition, the higher potential terminal of R_{SENSE} (or any input voltage source). For the highest accuracy, R_{IN} should be a four-terminal resistor if it is less than 10Ω .

Selection of External Output Resistor, R_{OUT}

The output resistor, R_{OUT} , determines how the output current is converted to voltage. V_{OUT} is simply $I_{OUT} \bullet R_{OUT}$.

In choosing an output resistor, the max output voltage must first be considered. If the circuit that is driven by the output does not have a limited input voltage, then $R_{\mbox{\scriptsize OUT}}$

TECHNOLOGY TECHNOLOGY

must be chosen such that the max output voltage does not exceed the LTC6102 max output voltage rating. If the following circuit is a buffer or ADC with limited input range, then R_{OUT} must be chosen so that $I_{OUT(MAX)} \bullet R_{OUT}$ is less than the allowed maximum input range of this circuit.

In addition, the output impedance is determined by R_{OUT} . If the circuit to be driven has high enough input impedance, then almost any output impedance will be acceptable. However, if the driven circuit has relatively low input impedance, or draws spikes of current, such as an ADC might do, then a lower R_{OUT} value may be required in order to preserve the accuracy of the output. As an example, if the input impedance of the driven circuit is 100 times R_{OUT} , then the accuracy of V_{OUT} will be reduced by 1% since:

$$\begin{split} V_{OUT} = I_{OUT} & \bullet \frac{R_{OUT} \bullet R_{IN(DRIVEN)}}{R_{OUT} + R_{IN(DRIVEN)}} \\ = I_{OUT} \bullet R_{OUT} \bullet \frac{100}{101} = 0.99 \bullet I_{OUT} \bullet R_{OUT} \end{split}$$

Error Sources

The current sense system uses an amplifier and resistors to apply gain and level shift the result. The output is then dependent on the characteristics of the amplifier, such as gain and input offset, as well as resistor matching.

Ideally, the circuit output is:

$$V_{OUT} = V_{SENSE} \cdot \frac{R_{OUT}}{R_{IN}}; V_{SENSE} = R_{SENSE} \cdot I_{SENSE}$$

In this case, the only error is due to resistor mismatch, which provides an error in gain only.

Output Error, E_{OUT} , Due to the Amplifier DC Offset Voltage, V_{OS}

$$\mathsf{E}_{\mathsf{OUT}(\mathsf{VOS})} = \mathsf{V}_{\mathsf{OS}} \bullet (\mathsf{R}_{\mathsf{OUT}}/\mathsf{R}_{\mathsf{IN}})$$

The DC offset voltage of the amplifier adds directly to the value of the sense voltage, V_{SENSE} . This error is very small (3µV typ) and may be ignored for reasonable values of R_{IN} . For very high dynamic range, this offset can be calibrated in the system due to its extremely low drift.

Output Error, E_{OUT} , Due to the Bias Currents, $I_B(+)$ and $I_B(-)$

The input bias current of the LTC6102 is vanishingly small. However, for very high resolution, or at high temperatures where I_B increases due to leakage, the current may be significant.

The bias current $I_B(+)$ flows into the positive input of the internal op amp. $I_B(-)$ flows into the negative input.

$$\begin{split} E_{OUT(IBIAS)} &= R_{OUT}((I_B(+) \bullet (R_{SENSE}/R_{IN}) - I_B(-)) \\ \text{Since } I_B(+) \approx I_B(-) = I_{BIAS}, \text{ if } R_{SENSE} << R_{IN} \text{ then}, \end{split}$$

$$E_{OUT(IBIAS)} \approx -R_{OUT} \bullet I_{BIAS}$$

For instance if I_{BIAS} is 1nA and R_{OUT} is 10k, the output error is $-10\mu V$.

Note that in applications where $R_{SENSE} \approx R_{IN}, \, I_B(+)$ causes a voltage offset in R_{SENSE} that cancels the error due to $I_B(-)$ and $E_{OUT(IBIAS)} \approx 0$. In applications where $R_{SENSE} < R_{IN}$, the bias current error can be similarly reduced if an external resistor $R_{IN}(+) = (R_{IN} - R_{SENSE})$ is connected as shown in Figure 4. Under both conditions:

$$E_{OUT(IBIAS)} = \pm R_{OUT} \cdot I_{OS}; I_{OS} = I_B(+) - I_B(-)$$

Adding R_{IN}^{+} as described will maximize the dynamic range of the circuit. For less sensitive designs, R_{IN}^{+} is not necessary.




Figure 4. Second Input R Minimizes Error Due to Input Bias Current



Clock Feedthrough, Input Bias Current

The LTC6102 uses auto-zeroing circuitry to achieve an almost zero DC offset over temperature, sense voltage, and power supply voltage. The frequency of the clock used for auto-zeroing is typically 10kHz. The term clock feedthrough is broadly used to indicate visibility of this clock frequency in the op amp output spectrum. There are typically two types of clock feedthrough in auto zeroed amps like the LTC6102.

The first form of clock feedthrough is caused by the settling of the internal sampling capacitor and is input referred; that is, it is multiplied by the internal loop gain of the amp. This form of clock feedthrough is independent of the magnitude of the input source resistance or the magnitude of the gain setting resistors. The LTC6102 has a residue clock feedthrough of less then $1\mu V_{RMS}$ input referred at 10kHz.

The second form of clock feedthrough is caused by the small amount of charge injection occurring during the sampling and holding of the amp's input offset voltage. The current spikes are multiplied by the impedance seen at the input terminals of the amp, appearing at the output multiplied by the internal loop gain of the internal op amp. To reduce this form of clock feedthrough, use smaller valued gain setting resistors and minimize the source resistance at the input.

Input bias current is defined as the DC current into the input pins of the op amp. The same current spikes that cause the second form of clock feedthrough described above, when averaged, dominate the DC input bias current of the op amp below 70°C.

As temperature increases, the leakage of the ESD protection diodes on the inputs increases the input bias currents of both inputs in the positive direction, while the current caused by the charge injection stays relatively constant. At temperatures above 70°C, the leakage current dominates and both the negative and positive pins' input bias currents are in the positive direction (into the pins).

Output Current Limitations Due to Power Dissipation

The LTC6102 can deliver more than 1mA continuous current to the output pin. This current flows through R_{IN} and

enters the current sense amp via the –INF pin. The power dissipated in the LTC6102 due to the output current is:

$$\begin{split} P_{OUT} &= (V_{-INF} - V_{OUT}) \bullet I_{OUT} \\ \text{Since } V_{-INF} \approx V^+, \ P_{OUT} \approx (V^+ - V_{OUT}) \bullet I_{OUT} \end{split}$$

There is also power dissipated due to the quiescent supply current:

$$P_0 = I_S \cdot V^+$$

The total power dissipated is the output current dissipation plus the quiescent dissipation:

$$P_{TOTAL} = P_{OUT} + P_{O}$$

At maximum supply and maximum output current, the total power dissipation can exceed 100mW. This will cause significant heating of the LTC6102 die. In order to prevent damage to the LTC6102, the maximum expected dissipation in each application should be calculated. This number can be multiplied by the θ_{JA} value listed in the package section on page 2 to find the maximum expected die temperature. This must not be allowed to exceed 150°C or performance may be degraded.

As an example, if an LTC6102 in the MSOP package is to be biased at $55V \pm 5V$ supply with 1mA output current at $80^{\circ}C$:

$$\begin{split} P_{Q(MAX)} &= I_{DD(MAX)} \bullet V^{+}_{(MAX)} = 39 mW \\ P_{OUT(MAX)} &= I_{OUT} \bullet V^{+}_{(MAX)} = 60 mW \\ T_{RISE} &= \theta_{JA} \bullet P_{TOTAL(MAX)} \\ T_{MAX} &= T_{AMBIENT} + T_{RISE} \\ T_{MAX} &= must \ be < 125 °C \end{split}$$

 $P_{TOTAL(MAX)} \approx 99 mW$ and the max die temp will be 110°C

If this same circuit must run at 125°C, the max die temp will increase to 155°C. (Note that supply current, and therefore P_0 , is proportional to temperature. Refer to Typical Performance Characteristics section.) In this condition, the maximum output current should be reduced to avoid device damage. Note that the DD package has a smaller θ_{JA} than the MSOP package, which will substantially reduce the die temperature at similar power levels.

TECHNOLOGY TECHNOLOGY

The LTC6102HV can be used at voltages up to 105V. This additional voltage requires that more power be dissipated for a given level of current. This will further limit the allowed output current at high ambient temperatures.

It is important to note that the LTC6102 has been designed to provide at least 1mA to the output when required, and can deliver more depending on the conditions. Care must be taken to limit the maximum output current by proper choice of sense and input resistors and, if input fault conditions are likely, an external clamp.

Output Filtering

The output voltage, V_{OUT} , is simply $I_{OUT} \bullet Z_{OUT}$. This makes filtering straightforward. Any circuit may be used which generates the required Z_{OUT} to get the desired filter response. For example, a capacitor in parallel with R_{OUT} will give a low pass response. This will reduce unwanted noise from the output, and may also be useful as a charge reservoir to keep the output steady while driving a switching circuit such as a mux or ADC. This output capacitor in parallel with an output resistor will create a pole in the output response at:

$$f_{-3dB} = \frac{1}{2 \cdot \pi \cdot R_{OUT} \cdot C_{OUT}}$$

Useful Equations

Input Voltage:
$$V_{SENSE} = I_{SENSE} \cdot R_{SENSE}$$

Voltage Gain: $\frac{V_{OUT}}{V_{SENSE}} = \frac{R_{OUT}}{R_{IN}}$

Current Gain: $\frac{I_{OUT}}{I_{SENSE}} = \frac{R_{SENSE}}{R_{IN}}$

Transconductance: $\frac{I_{OUT}}{V_{SENSE}} = \frac{1}{R_{IN}}$

Transimpedance: $\frac{V_{OUT}}{I_{SENSE}} = R_{SENSE} \cdot \frac{R_{OUT}}{R_{IN}}$




Figure 5. V+ Powered Separately from Load Supply (V_{BAT})

Input Sense Range

The inputs of the LTC6102 can function from V⁺to (V⁺ - 2V). Not only does this allow a wide V_{SENSE} range, it also allows the input reference to be separate from the positive supply (Figure 5). Note that the difference between V_{BAT} and V⁺ must be no more than the input sense voltage range listed in the Electrical Characteristics table.

Monitoring Voltages Above V⁺ and Level Translation

The LTC6102 may be configured to monitor voltages that are higher than its supply, provided that the negative terminal of the input voltage is within the input sense range of the LTC6102. Figure 6 illustrates a circuit in which the LTC6102 has its supply pin tied to the lower potential terminal of the sense resistor instead of the higher potential terminal. The operation of the LTC6102 is such that the –INS and –INF pins will servo to within a few microvolts of +IN, which is shorted to V⁺. Since the input sense range of the LTC6102 includes V⁺, the circuit will operate properly. The voltage across $R_{\rm SENSE}$ will be held across $R_{\rm IN}$ by the LTC6102, causing current $V_{\rm SENSE}/R_{\rm IN}$ to flow to $R_{\rm OUT}$. In this case, the supply current of the LTC6102 is also monitored, as it flows through $R_{\rm SENSE}$.




Figure 6. LTC6102 Supply Current Monitored with Load

Because the voltage across R_{SENSE} is not restricted to the sense range of the LTC6102 in this circuit, V_{SENSE} can be large compared to the allowed sense voltage. This facilitates the sensing of very large voltages, provided that R_{IN} is chosen so that V_{SENSE}/R_{IN} does not exceed the allowed output current. The gain is still controlled by R_{OUT}/R_{IN} , so either gain or attenuation may be applied to the input signal as it is translated to the output. Finally, the input may be a voltage source rather than a sense resistor, as shown in Figure 7. This circuit allows the translation of a wide variety of input signals across the entire supply range of the LTC6102 with only a tiny offset error while retaining simple gain control set by R_{OUT}/R_{IN} .




Figure 7. Voltage Level-Shift Circuit

Again, very large voltages may be sensed as long as R_{IN} is chosen so that I_{OUT} does not exceed the allowed output current. For example, V_{IN} may be as large as 1V with R_{IN} = 1k, or as large as 10V with R_{IN} = 10k. For a 10V maximum input and a 5V maximum output, R_{IN} = 10k and R_{OUT} = 5k will allow the LTC6102HV to translate V_{IN} to V_{OUT} with a common mode voltage of up to 100V. For the case where a large input resistor is used, a similar resistor in series with +IN will reduce error due to input bias current.

Reverse Supply Current

Some applications may be tested with reverse-polarity supplies due to an expectation of this type of fault during operation. The LTC6102 is not protected internally from external reversal of supply polarity. To prevent damage that may occur during this condition, a Schottky diode should be added in series with V^- (Figure 8). This will limit the reverse current through the LTC6102. Note that this diode will limit the low voltage performance of the LTC6102 by effectively reducing the supply voltage to the part by V_D .




Figure 8. Schottky Prevents Damage During Supply Reversal

In addition, if the output of the LTC6102 is wired to a device that will effectively short it to high voltage (such as through an ESD protection clamp) during a reverse supply condition, the LTC6102's output should be connected through a resistor or Schottky diode (Figure 9).

LINEAR




Figure 9. Additional Resistor R3 Protects Output During Supply Reversal

Response Time

The LTC6102 is designed to exhibit fast response to inputs for the purpose of circuit protection or signal transmission. This response time will be affected by the external circuit in two ways, delay and speed.

If the output current is very low and an input transient occurs, there may be a delay before the output voltage begins changing. This can be reduced by increasing the minimum output current, either by increasing R_{SENSE} or decreasing $R_{IN}.$ The effect of increased output current is illustrated in the step response curves in the Typical Performance Characteristics section of this datasheet. Note that the curves are labeled with respect to the initial output currents.

The speed is also affected by the external circuit. In this case, if the input changes very quickly, the internal amplifier will slew the gate of the internal output FET (Figure 1) in order to close the internal loop. This results in current flowing through R_{IN} and the internal FET. This current slew rate will be determined by the amplifier and FET characteristics as well as the input resistor, R_{IN} . Using a smaller R_{IN} will allow the output current to increase more quickly, decreasing the response time at the output. This will also have the effect of increasing the maximum output current. Using a larger R_{OUT} will also decrease the response time, since $V_{OUT} = I_{OUT} \bullet R_{OUT}$. Reducing R_{IN} and increasing R_{OUT} will both have the effect of increasing the voltage gain of the circuit.

Bandwidth

For applications that require higher bandwidth from the LTC6102, care must be taken in choosing R_{IN}. For a general-purpose op-amp, the gain-bandwidth product is used to determine the speed at a given gain. Gain is determined by external resistors, and the gain-bandwidth product is an intrinsic property of the amplifier. The same is true for the LTC6102, except that the feedback resistance is determined by an internal FET characteristic. The feedback impedance is approximately $1/g_m$ of the internal MOSFET. The impedance is reduced as current into –INF is increased. At 1mA, the impedance of the MOSFET is on the order of $10k\Omega$. R_{IN} sets the closed-loop gain of the internal loop as $1/(R_{IN} \cdot g_m)$. The bandwidth is then limited to GBW \bullet (R_{IN} • g_m), with a maximum bandwidth of around 2MHz. This is illustrated in the characteristic curves, where gain vs frequency for two input conditions is shown. The exact impedance of the MOSFET is difficult to determine, as it is a function of input current, process, and capacitance, and has a very different characteristic for low currents vs high currents. However, it is clear that smaller values of R_{IN} and smaller values of I_{OUT} will generally result in lower closed-loop bandwidth. V_{SENSE} and R_{IN} should be chosen to maximize both I_{OLIT} and closed-loop gain for highest speed. Theoretically, maximum bandwidth would be achieved for the case where $V_{IN} = 10VDC$ and $R_{IN} = 10k$, giving $I_{OLIT} = 1$ mA and a closed-loop gain near 1. However, this may not be possible in a practical application. Note that the MOSFET g_m is determined by the average or DC value of I_{OUT}, not the peak value. Adding DC current to a small AC input will help increase the bandwidth.


V_{REG} Bypassing

The LTC6102 has an internally regulated supply near V+ for internal bias. It is not intended for use as a supply or bias pin for external circuitry. A $0.1\mu F$ capacitor should be connected between the V_{REG} and V^+ pins. This capacitor should be located very near to the LTC6102 for the best performance. In applications which have large supply transients, a 6.8V zener diode may be used in parallel with this bypass capacitor for additional transient suppression.




TYPICAL APPLICATIONS

Bidirectional Current Sense Circuit with Separate Charge/Discharge Output




LTC6102 Monitors Its Own Supply Current




TYPICAL APPLICATIONS

16-Bit Resolution Unidirectional Output into LTC2433 ADC




Intelligent High-Side Switch with Current Monitor





TYPICAL APPLICATIONS

48V Supply Current Monitor with Isolated Output and 105V Survivability



N = OPTOISOLATOR CURRENT GAIN


$$V_{OUT} = V_{LOGIC} - I_{SENSE} \bullet \frac{R_{SENSE}}{R_{IN}} \bullet N \bullet R_{OUT}$$
6102 TA07

Simple 500V Current Monitor


DANGER! Lethal Potentials Present — Use Caution I_{SENSE} 500V R_{SENSE} **\$**R_{IN} 100Ω +IN -INS -INF L O A D DANGER!! V⁺ HIGH VOLTAGE!! V_{REG} OUT ✓ 51V BZX884-C51 LTC6102 V_{OUT} . M1 AND M2 ARE FQD3P50 TM 2M $V_{OUT} = \frac{R_{OUT}}{R_{IN}} \bullet V_{SENSE} = 49.9 V_{SENSE}$ 6102 TA08

PACKAGE DESCRIPTION

DD Package 8-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1698)




RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



- NOTE:
- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660 Rev F)






5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

TYPICAL APPLICATION

Remote Current Sense with Simple Noise Filter



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1636	Rail-to-Rail Input/Output, Micropower Op Amp	V _{CM} Extends 44V above V _{EE} , 55µA Supply Current, Shutdown Function
LT1637/LT1638/ LT1639	Single/Dual/Quad, Rail-to-Rail, Micropower Op Amp	V_{CM} Extends 44V above $V_{EE},0.4V/\mu s$ Slew Rate, >1MHz Bandwidth, <250 μA Supply Current per Amplifier
LT1787/LT1787HV	Precision, Bidirectional, High Side Current Sense Amplifier	2.7V to 60V Operation, 75μV Offset, 60μA Current Draw
LTC1921	Dual –48V Supply and Fuse Monitor	±200V Transient Protection, Drives Three Optoisolators for Status
LT1990	High Voltage, Gain Selectable Difference Amplifier	±250V Common Mode, Micropower, Pin Selectable Gain = 1, 10
LT1991	Precision, Gain Selectable Difference Amplifier	2.7V to ±18V, Micropower, Pin Selectable Gain = -13 to 14
LTC2050/LTC2051/ LTC2052	Single/Dual/Quad Zero-Drift Op Amp	3μV Offset, 30nV/°C Drift, Input Extends Down to V ⁻
LTC4150	Coulomb Counter/Battery Gas Gauge	Indicates Charge Quantity and Polarity
LT6100	Gain-Selectable High Side Current Sense Amplifier	4.1V to 48V Operation, Pin-Selectable Gain: 10, 12.5, 20, 25, 40, 50V/V
LTC6101/ LTC6101HV	High Voltage High Side Current Sense Amplifier in SOT-23	4V to 60V/5V to 100V Operation, External Resistor Set Gain
LTC6103	Dual High Side Precision Current Sense Amplifier	4V to 60V, Gain Configurable, 8-Pin MSOP
LTC6104	Bidirectional High Side Precision Current Sense Amplifier	4V to 60V, Gain Configurable, 8-Pin MSOP
LTC6106	Low Cost, High Side Precision Current Sense Amplifier	2.7V to 36V, Gain Configurable, SOT23