

32 Mbit (4Mb x8 or 2Mb x16) OTP EPROM

- 3.3V ± 10% SUPPLY VOLTAGE in READ OPERATION
- ACCESS TIME: 100ns
- BYTE-WIDE or WORD-WIDE CONFIGURABLE
- 32 Mbit MASK ROM REPLACEMENT
- LOW POWER CONSUMPTION
 - Active Current 30mA at 5MHz
 - Standby Current 60µA
- PROGRAMMING VOLTAGE: 12V ± 0.25V
- PROGRAMMING TIME: 50µs/word
- ELECTRONIC SIGNATURE:
 - Manufacturer Code 20h
 - Device Code: 32h

DESCRIPTION

The M27V320 is a low voltage 32 Mbit EPROM offered in the OTP range (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage. It is organised as either 4 MWords of 8 bit or 2 MWords of 16 bit. The pin-out is compatible with the 52 Mbit Mask ROM.

The M27V320 is offered in SO41 and TSOP48 (12 x 20 mm) packages.





Figure 1. Logic Diagram



August 2002 1/15

Figure 2. SO Connections




Figure 3. TSOP Connections




Table 1. Signal Names

A0-A20	Address Inputs			
Q0-Q7	Data Outputs			
Q8-Q14	Data Outputs			
Q15A–1 Data Output / Address Input				
E Chip Enable				
GV _{PP} Output Enable / Program Supply				
BYTE	Byte-Wide Select			
Vcc	Supply Voltage			
V _{SS}	Ground			
NC	Not Connected Internally			

DEVICE OPERATION

The operating modes of the M27V320 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for V_{PP} and 12V on A9 for the Electronic Signature.

Read Mode

The M27V320 has two organisations, Word-wide and Byte-wide. The organisation is selected by the signal level on the BYTE pin. When BYTE is at V_{IH} the Word-wide organisation is selected and the Q15A-1 pin is used for Q15 Data Output. When the BYTE pin is at V_{IL} the Byte-wide organisation is selected and the Q15A-1 pin is used for the Address Input A-1. When the memory is logically regarded as 16 bit wide, but read in the Byte-wide organisation, then with A-1 at V_{IL} the lower 8 bits of the 16 bit data are selected and with A-1 at V_{IH} the upper 8 bits of the 16 bit data are selected.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature (3)	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2)	Input or Output Voltage (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V _{A9} (2)	A9 Voltage	-2 to 13.5	V
V _{PP}	Program Supply Voltage	–2 to 14	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Operating Modes

Mode	Ē	GV _{PP}	BYTE	A9	Q15A-1	Q14-Q8	Q7-Q0
Read Word-wide	V _{IL}	V _{IL}	V _{IH}	Х	Data Out	Data Out	Data Out
Read Byte-wide Upper	V _{IL}	V _{IL}	V _{IL}	Х	V _{IH}	Hi-Z	Data Out
Read Byte-wide Lower	V _{IL}	VIL	VIL	X	VIL	Hi-Z	Data Out
Output Disable	V _{IL}	V _{IH}	X	S X	Hi-Z	Hi-Z	Hi-Z
Program	V _{IL} Pulse	V _{PP}	V _{IH}	Х	Data In	Data In	Data In
Program Inhibit	V _{IH}	V _{PP}	V _{IH}	Х	Hi-Z	Hi-Z	Hi-Z
Standby	V _{IH}	xS	Х	Х	Hi-Z	Hi-Z	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{IH}	V _{ID}	Code	Codes	Codes

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	0	0	1	1	0	0	1	0	32h

Note: Outputs Q15-Q8 are set to '0'.

477

^{2.} Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

^{3.} Depends on range.

Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 4. AC Testing Input Output Waveform




Figure 5. AC Testing Load Circuit




Table 6. Capacitance ⁽¹⁾ $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

The M27V320 has two control functions, both of which must be logically active in order to obtain data at the outputs. In addition the Word-wide or Byte-wide organisation must be selected.

Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable $(\overline{GV_{PP}})$ is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address_access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}) . Data is available at the

output after a delay of t_{GLQV} from the falling edge of GV_{PP} , assuming that E has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

Standby Mode

The M27V320 has standby mode which reduces the supply current from 50mA to $100\mu A$. The M27V320 is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the GV_{PP} input.

Table 7. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 10\%; V_{PP} = V_{CC})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}, I_{OUT} = 0mA,$ $f = 5MHz, V_{CC} \le 3.6V$		30	mA
I _{CC} 1	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC} 2	Supply Current (Standby) CMOS	(Standby) CMOS $\overline{E} > V_{CC} - 0.2V, V_{CC} \le 3.6V$		60	μA
IPP	Program Current	V _{PP} = V _{CC}		10	μA
V _{IL}	Input Low Voltage		-0.6	0.2V _{CC}	V
V _{IH} ⁽²⁾	Input High Voltage		0.7V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
VoH	Output High Voltage TTL	I _{OH} = -400μA	2.4	*/) V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Maximum DC voltage on Output is V_{CC} +0.5V.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while GV_{PP} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current I_{CC} has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of \bar{E} .

The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor is used on every device between V_{CC} and V_{SS}. This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7µF electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB trac-

Table 8. Read Mode AC Characteristics (1) $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 10\%)$


						M27	V320			
Symbol	Alt	Parameter	Test Condition	-10	0 (3)	-120		-150		Unit
				Min	Max	Min	Max	Min	Max	
t _{AVQV}	tACC	Address Valid to Output Valid	$\overline{E} = V_{IL},$ $\overline{G}V_{PP} = V_{IL}$		100		120		150	ns
t _{BHQV}	tsT	BYTE High to Output Valid	$\frac{\overline{E}}{G} = V_{IL},$ $\overline{G}V_{PP} = V_{IL}$		100		120		150	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G}V_{PP} = V_{IL}$		100		120		150	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		45		50		60	ns
t _{BLQZ} (2)	tstd	BYTE Low to Output Hi-Z	$\overline{\overline{G}} = V_{IL}, \\ \overline{G} V_{PP} = V_{IL}$		45		50		50	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G}V_{PP}=V_{IL}$	0	45	0	50	0	50	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	45	0	50	0	50	ns
t _{AXQX}	toH	Address Transition to Output Transition	$\frac{\overline{E} = V_{IL},}{\overline{G}V_{PP} = V_{IL}}$	5		5	19,	5		ns
t _{BLQX}	toH	BYTE Low to Output Transition	$\overline{E} = V_{IL},$ $\overline{G}V_{PP} = V_{IL}$	5		5		5		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested.


3. Speed obtained with High Speed AC measurement conditions.

Figure 6. Word-Wide Read Mode AC Waveforms




Note: $\overline{\mathsf{BYTE}} = \mathsf{V}_{\mathsf{IH}}$.

Figure 7. Byte-Wide Read Mode AC Waveforms



Note: BYTE = V_{IL}.

Figure 8. BYTE Transition AC Waveforms



Note: $\overline{E} = V_{IL}$; $\overline{G}V_{PP} = V_{IL}$.

Table 9. Programming Mode DC Characteristics ⁽¹⁾ $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; \, V_{PP} = 12 \text{V} \pm 0.25 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$V_{IL} \le V_{IN} \le V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
Ірр	Program Current	E = V _{IL}		50	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.4	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -2.5mA	3.5		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 10. MARGIN MODE AC Characteristics (1)

 $(T_A = 25 \, ^{\circ}C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12V \pm 0.25V)$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{A9HVPH}	t _{AS9}	V _{A9} High to V _{PP} High		2	5	μs
t _{VPHEL}	typs	V _{PP} High to Chip Enable Low		2		μs
t _{A10HEH}	t _{AS10}	V _{A10} High to Chip Enable High (Set)		1		μs
t _{A10} LEH	t _{AS10}	V _{A10} Low to Chip Enable High (Reset)	1010	1		μs
t _{EXA10X}	t _{AH10}	Chip Enable Transition to V _{A10} Transition	0/0	1		μs
texvex	t∨PH	Chip Enable Transition to V _{PP} Transition		2		μs
t _{VPXA9X}	t _{AH9}	V _{PP} Transition to V _{A9} Transition		2		μs

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

Programming

When delivered, all bits of the M27V320 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The M27V320 Jipsole'

is in the programming mode when VPP input is at 12.5V, $\overline{GV_{PP}}$ is at V_{IH} and \overline{E} is pulsed to V_{IL} . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be $6.25V \pm 0.25V$.

47/ 8/15


Table 11. Programming Mode AC Characteristics (1) $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; \, V_{PP} = 12 \text{V} \pm 0.25 \text{V})$

		<u> </u>	i		i	1
Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low		1		μs
tQVEL	t _{DS}	Input Valid to Chip Enable Low		1		μs
tvchel	t _{VCS}	V _{CC} High to Chip Enable Low		2		μs
t _{VPHEL}	toes	V _{PP} High to Chip Enable Low		1		μs
t _{VPLVPH}	t _{PRT}	V _{PP} Rise Time		50		ns
teleh	t _{PW}	Chip Enable Program Pulse Width (Initial)		45	55	μs
t _{EHQX}	tDH	Chip Enable High to Input Transition		2		μs
tehvpx	toeh	Chip Enable High to VPP Transition		2		μs
tvplel	t∨R	V _{PP} Low to Chip Enable Low		1		μs
t _{ELQV}	t _{DV}	Chip Enable Low to Output Valid			1	μs
t _{EHQZ} (2)	t _{DFP}	Chip Enable High to Output Hi-Z		0	130	ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition		0	10,	ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested.

Figure 9. MARGIN MODE AC Waveforms



Note: A8 High level = 5V; A9 High level = 12V.





Figure 10. Programming and Verify Modes AC Waveforms

Note: $\overline{\text{BYTE}} = V_{\text{IH}}$; $\overline{\text{GV}}_{\text{PP}}$ High level = 12V.

Figure 11. Programming Flowchart



PRESTO III Programming Algorithm

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 100 seconds. Programming with PRESTO III consists of applying a sequence of 50µs program pulses to each word until a correct verify occurs (see Figure 11). During programing and verify operation a MARGIN MODE circuit must be activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27V320s in parallel with different data is also easily accomplished. Except for E, all like inputs including GV_{PP} of the parallel M27V320 may be common. A TTL low level pulse applied to a M27V320's E input and V_{PP} at 12V, will program that M27V320. A high level E input inhibits the other M27V320s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with GV_{PP} at V_{IL} . Data should be verified with t_{ELQV} after the falling edge of \overline{E} .

Electronic Signature


The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25° C $\pm 5^{\circ}$ C ambient temperature range that is required when programming the M27V320. To activate the ES mode, the programming equipment must force 11.5V to

12.5V on address line A9 of the M27V320, with $V_{PP} = V_{CC} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Electronic Signature mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27V320, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

Obsolete Product(s). Obsolete Product(s)

Table 12. Ordering Information Scheme



Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.


Table 13. Revision History

Date	Version	Revision Details
December 2001	1.0	First Issue
26-Aug-2002	1.1	Document status moved to Data Sheet

Table 14. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

	millimeters		inches			
Тур	Min	Max	Тур	Min	Max	
		2.80			0.1102	
	0.10			0.0039		
2.30	2.20	2.40	0.0906	0.0866	0.0945	
0.40	0.35	0.50	0.0157	0.0138	0.0197	
0.15	0.10	0.20	0.0059	0.0039	0.0079	
		0.08			0.0030	
28.20	28.00	28.40	1.1102	1.1024	1.1181	
1.27	_	_	0.0500	-	_	
13.30	13.20	13.50	0.5236	0.5197	0.5315	
16.00	15.75	16.25	0.6299	0.6201	0.6398	
0.80			0.0315		1/5	
		8°			8°	
44			44			
			oleite	blo.		
	2.30 0.40 0.15 28.20 1.27 13.30 16.00	Typ Min 0.10 2.30 2.30 2.20 0.40 0.35 0.15 0.10 28.20 28.00 1.27 - 13.30 13.20 16.00 15.75 0.80	Typ Min Max 2.80 0.10 2.30 2.20 2.40 0.40 0.35 0.50 0.15 0.10 0.20 0.08 28.20 28.00 28.40 1.27 - - 13.30 13.20 13.50 16.00 15.75 16.25 0.80 8°	Typ Min Max Typ 2.80 0.10 0.0906 2.30 2.20 2.40 0.0906 0.40 0.35 0.50 0.0157 0.15 0.10 0.20 0.0059 0.08 28.20 28.40 1.1102 1.27 - - 0.0500 13.30 13.20 13.50 0.5236 16.00 15.75 16.25 0.6299 0.80 0.0315	Typ Min Max Typ Min 2.80 0.10 0.0039 2.30 2.20 2.40 0.0906 0.0866 0.40 0.35 0.50 0.0157 0.0138 0.15 0.10 0.20 0.0059 0.0039 28.20 28.00 28.40 1.1102 1.1024 1.27 - - 0.0500 - 13.30 13.20 13.50 0.5236 0.5197 16.00 15.75 16.25 0.6299 0.6201 0.80 8° 0.0315	

Figure 12. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline



Drawing is not to scale.

Table 15. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data

Symb	mm				inches	
	Тур	Min	Max	Тур	Min	Max
Α			1.20			0.047
A1		0.05	0.15		0.002	0.006
A2		0.95	1.05		0.037	0.041
В		0.17	0.27		0.007	0.011
С		0.10	0.21		0.004	0.008
СР			0.10			0.004
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
E		11.90	12.10		0.469	0.476
е	0.50	-	-	0.020	-	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	48			48		
				alete	blog	
		l Plastic Thin S	0	0,		

Figure 13. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline

A2

B

A2

B

A3

CP

TSOP-a

Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Austalia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com