1 Megabit

 $(64K \times 16)$

CMOS EPROM

OTP

Features

- Fast Read Access Time 45 ns
- Low Power CMOS Operation

100 μA max. Standby 30 mA max. Active at 5 MHz

JEDEC Standard Packages
 40-Lead 600-mil PDIP

44-Lead PLCC 40-Lead TSOP (10 mm x 14 mm)

- Direct Upgrade from 512K (AT27C516) EPROM
- 5V ± 10% Power Supply
- High Reliability CMOS Technology 2000V ESD Protection 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 100 µs/word (typical)
- CMOS and TTL Compatible inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C1024 is a low-power, high performance 1,048,576 bit one-time programmable read only memory (OTP EPROM) organized 64K by 16 bits. It requires only one 5V power supply in normal read mode operation. Any word can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states. The by-16 organization make this part ideal for high-performance 16 and 32 bit microprocessor systems.


(continued)

Pin Configurations

Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

Note: Both GND pins must be connected.

PLCC Top View



Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

PDIP Top View

VPP	d 1	40	vcc
ÇE	r 2	39	A17
015	г 3	38	3 A16
014	1. 4	37	∋ A15
013	5	36	A14
012	: 6	35	A13
011	7	34	A12
O10	1 8		⊒ A11
09		32	A10
08	10	31	A9
GND	4 5 6 7 8 9 10 11	30	A9 GND A8 A8 A8 A8 A8
07	12	29	3 A8
06	d 13	28	J A 7
05	14	27	- A8
04		26	A5
03	18	25	- A4
02	17	24	A3
	d 18	23	A2
01 <u>00</u>	15 18 17 18 18 19	22	n A2 h A1 n A0
ÖĒ	20	21	A0
-	4		

TSOP Top View Type 1

A9 A10 0 1 A11 A12 4 3	2 40 39 38 37	E AA A7
A13 A15 NC 8 7	36 35 34 33	A4 A3
PGM VCC 10 9 VPP CE 12 11	32 31 30 26	A0 0E
O15 O14 14 13 O13 O12 16 15	28 27 26 25	O4 O3
O11 O10 0 18 17 O9 O8 0 20 19	24 23 22 21	



0388H



Description (Continued)

In read mode, the AT27C1024 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C1024 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, and TSOP packages. The device features two-line control (CE, OE) to eliminate bus contention in high-speed systems.


With high density 64K word storage capability, the AT27C1024 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C1024 have additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the Vcc and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾
VPP Supply Voltage with Respect to Ground2.0V to +14.0V (1)

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	PGM	Ai	Vpp	Outputs
Read	VIL	VIL	X ⁽¹⁾	Ai	X	Dout
Output Disable	X	V _{IH}	Х	X	Х	High Z
Standby	ViH	Х	Х	Х	X ⁽⁵⁾	High Z
Rapid Program (2)	VIL	ViH	VIL	Ai	VPP	DiN
PGM Verify	VIL	VIL	ViH	Ai	Vpp	Dout
PGM Inhibit	V _{IH}	X	Х	X	Vpp	High Z
Product Identification (4)	VIL	VIL	х	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1 - A15 = V _{IL}	Vcc	Identification Code

Notes: 1. X can be VIL or VIH.

- 2. Refer to Programming characteristics.
- 3. $V_H = 12.0 \pm 0.5 V$.

- Two identifier words may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.
- Standby V_{CC} current (I_{SB}) is specified with V_{PP} = V_{CC}. V_{CC} > V_{PP} will cause a slight increase in I_{SB}.





DC and AC Operating Conditions for Read Operation

			AT27C1024						
		-45	-55	-70	-85	-12	-15		
Operating	Com.	0°C - 70°C							
Temperature (Case)	Ind.	-40°C - 85°C							
Vcc Power St	upply	5V ± 10%							

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
lu .	Input Load Current	VIN = 0V to VCC		± 1	μΑ
lLO	Output Leakage Current	Vout = 0V to Vcc		± 5	μA
IPP1 (2)	V _{PP} ⁽¹⁾ Read/Standby Current	VPP = VCC		10	μА
laa.	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		100	μА
ISB	VCC - Standby Current	I _{SB2} (TTL), $\overline{\text{CE}}$ = 2.0 to V _{CC} + 0.5V		1	mA
lcc	V _{CC} Active Current	f = 5 MHz, lout = 0 mA, \overline{CE} = V _{IL}		30	mA
VIL	Input Low Voltage		-0.6	0.8	٧
ViH	Input High Voltage		2.0	Vcc + 0.5	٧
VoL	Output Low Voltage	I _{OL} = 2.1 mA		0.4	٧
Voн	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.

AC Characteristics for Read Operation

						-	AT27	C102	24					
			-45	-5	55	-7	0	-1	85	-	12	-	15	
Symbol	Parameter Condition	on Mi	n Max	Min	Мах	Min	Мах	Min	Max	Min	Max	Min	Мах	Units
tacc (3)	Address to CE = OE Output Delay = V _{IL}		45		55		70		85	l	120		150	ns
t _{CE} (2)	CE to Output OE = V _{IL}		45		55		70		85		120		150	ns
toE (2, 3)	OE to Output CE = V _{IL}		20		25		25		30		35		50	ns
tDF (4, 5)	OE or CE High to Output whichever occurred first	Float,	20		25		25		30		30		40	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	7	•	7		7	Ī	0	-	0		0	·	ns

Notes:


2, 3, 4, 5. - see AC Waveforms for Read Operation.

AT27C1024

3-166

V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.


AC Waveforms for Read Operation (1)




- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.
 - OE may be delayed up to tce toe after the falling edge of CE without impact on tce.
- OE may be delayed up to tACC tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

For -45, -55, and -70 Devices Only:



For -85, -10, -12, -15 Devices Only:



tp., tp < 20 ns (10% to 90%)

Output Test Load



Note: CL = 100 pF including jig capacitance except -45, -55 and -70 devices, where CL = 30 pF.

Pin Capacitance $(f = 1 \text{ MHz T} = 25^{\circ}\text{C})^{(1)}$


	Тур	Max	Units	Conditions
Cin	4	10	pF	V _{IN} = 0V
Соит	8	12	pF	Vout = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms (1)



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .

- 2. toE and toFP are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C1024 a 0.1 μ F capacitor is required across Vpp and ground to suppress spurious voltage transients.

DC Programming Characteristics

TA = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.25V

			L	imits.	
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	VIN = VIL, VIH		±10	μА
VIL	Input Low Level		-0.6	0.8	V
ViH	Input High Level		2.0	Vcc + 0.1	V
VoL	Output Low Voltage	l _{OL} = 2.1 mA		0.4	V
Vон	Output High Voltage	Іон = -400 μΑ	2.4		٧
lcc2	Vcc Supply Current (Program and Verify)			50	mA
IPP2	VPP Supply Current	CE = PGM = V _{IL}		30	mA
ViD	A9 Product Identification Voltage		11.5	12.5	

AC Programming Characteristics

TA = 25 ± 5 °C, $V_{CC} = 6.5 \pm 0.25$ V, $V_{PP} = 13.0 \pm 0.25$ V

C.um	Test	Lin	nits	
Sym- bol	Parameter Conditions* (1)	Min	Max	Units
tas	Address Setup Time	2		μS
tces	CE Setup Time	2		μS
toes	OE Setup Time	2		μs
tos	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
toH	Data Hold Time	2		μS
tore	OE High to Out- put Float Delay ⁽²⁾	0	130	ns
tvps	V _{PP} Setup Time	2		μs
tvcs	V _{CC} Setup Time	2		μS
tpw	PGM Program Pulse Width	95	105	μS
toE	Data Valid from OE		150	ns
tpRT	VPP Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 9	00%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
 - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
 - 3. Program Pulse width tolerance is 100 μ sec \pm 5%.

Atmel's 27C1024 Integrated **Product Identification Code**

		Pins						Hex			
Codes	A0	015-08	07	O 6	O 5	04	ОЗ	O 2	O 1	00	
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

Rapid Programming Algorithm

A 100 us PGM pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 100 us PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. Vep is then lowered to 5.0V and Vcc to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

tacc	Icc (mA)		Onderlan Code		0	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
45	30	0.1	AT27C1024-45JC AT27C1024-45PC AT27C1024-45VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	30	0.1	AT27C1024-45JI AT27C1024-45PI AT27C1024-45VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
55	30	0.1	AT27C1024-55JC AT27C1024-55PC AT27C1024-55VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	30	0.1	AT27C1024-55JI AT27C1024-55VI	44J 40V	Industrial (-40°C to 85°C)	
70	30	0.1	AT27C1024-70JC AT27C1024-70PC AT27C1024-70VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	30	0.1	AT27C1024-70JI AT27C1024-70PI AT27C1024-70VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
85	30	0.1	AT27C1024-85JC AT27C1024-85PC AT27C1024-85VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	30	0.1	AT27C1024-85JI AT27C1024-85PI AT27C1024-85VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
120	30	0.1	AT27C1024-12JC AT27C1024-12PC AT27C1024-12VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	30	0.1	AT27C1024-12JI AT27C1024-12PI AT27C1024-12VI	44J 40P6 40V	Industrial (-40°C to 85°C)	
150	30	0.1	AT27C1024-15JC AT27C1024-15PC AT27C1024-15VC	44J 40P6 40V	Commercial (0°C to 70°C)	
	30	0.1	AT27C1024-15JI AT27C1024-15PI AT27C1024-15VI	44J 40P6 40V	Industrial (-40°C to 85°C)	

Package Type					
44J	44J 44 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
40P6	40 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm				

AT27C1024