

Fast Settling, Wideband High-Gain Monolithic Op Amps

GE64101

APPLICATIONS:

- fast, precision A/D conversion
- photodiode, CCD preamps
- IF processors
- · high-speed modems, radios
- line drivers
- DC-coupled log amplifiers
- high-speed communications

DESCRIPTION:

The wide bandwidth and linear phase (0.2° deviation from linear at 50MHz) and a very flat gain response makes the CLC401 ideal for many digital communication system applications. For example, demodulators need both DC coupling and high-frequency amplification – requirements that are ordinarily difficult to meet.

The very fast 10ns settling to 0.1% and the ability to drive capacitive loads lend themselves well to flash A/D applications. Systems employing D/A converters also benefit from the settling time and also by the fact that current-to-voltage transimpedance amplification is easily accomplished.

The CLC401 provides a quick, effective design solution. Its stable operation over the entire ± 7 to ± 50 gain range precludes the need for external compensation. And, unlike many other high-speed op amps, the CLC401's power dissipation of 150mW is compatible with designs which must limit total power dissipation or power supply requirements.

The CLC401 is available in several versions to meet a variety of requirements. A three-letter suffix determines the version:


CLC401 AJP	-40°C to +85°C	8-pin plastic DIP
CLC401 AJE	-40°C to +85°C	8-pin plastic SOIC
CLC401 AIB	-40°C to +85°C	8-pin hermetic CERDIP
CLC401 A8B	-55°C to +125°C	8-pin hermetic CERDIP, MIL-STD-883, Level B
CLC401 ALC	-55°C to + 125°C	dice
CLC401 AMC	-55°C to + 125°C	dice-qualified to Method 5008,
Operation		MIL-STD-883, Level B
	CLC401 AJE CLC401 AIB CLC401 A8B CLC401 ALC CLC401 AMC	CLC401 AJE


The CLC401 is based on Comlinear's proprietary op amp topology that uses current feedback instead of the usual voltage feedback. This unique design has many advantages over conventional designs (such as settling time that is relatively independent of gain), yet it is used in basically the same way (see the gain equations in Figures 1 and 2, page 4). How
(Continued on page 4)

Contact factory for other packages. DESC SMD number, 5962-89973.

FEATURES

- −3dB bandwidth of 150MHz
- 0.1% settling in 10ns
- low power, 150mW
- · overdrive and short circuit protected
- · stable without compensation
- recommended gain range, ±7 to ±50





Comlinear Corporation • 4800 Wheaton Drive, Fort Collins, CO 80525 • (303) 226-0500 • FAX (303) 226-0564

PARAMETERS CONDITIONS TYP MAX & MIN RATINGS UNITS ISYMBOL Ambient Temperature CLC401AJ/AI +25°C 40°C +25°C +85°C Ambient Temperature CLC401A8/AM/AL +25°C -55°C +25°C +125°C FREQUENCY DOMAIN RESPONSE t-3dB bandwidth $V_{out} < 2V_{pp}$ >70 **SSBW** 150 >100 >100 MHz $V_{out} < 5V_{pp}$ 100 >65 >65 >55 MHz LSBW gain flatness² $V_{out}^{out} < 2V_{pp}^{pp}$ peaking <25MHz O < 0.1 < 0.1 < 0.1 dB **GFPL** peaking dB **GFPH** >25MHz 0 < 0.2 < 0.2 < 0.2 <50MHz dB **GFR** rolloff 0.2 <1.0 <1.0 <1.3 linear phase deviation DC to 50MHz 0.2 <1.0 < 1.0 < 1.5 LPD TIME DOMAIN RESPONSE rise and fall time 2V step 2.5 < 3.5 < 3.5 < 5.0 ns TRS 5 <7.0 < 7.0 <8.0 TRL 5V step ns settling time to ±0.1% 2V step 10 <15 <15 <15 ns TS overshoot os 2V step 0 <10 <10 <10 % slew rate >800 >700 SR 1200 >800 V/µs **DISTORTION AND NOISE RESPONSE** †2nd harmonic distortion HD₂ $2V_{pp}$, 20MHz45 <-35 < -35<-35 dBc 2Vpp, 20MHz †3rd harmonic distortion -60 <-50 < -50< -45 dBc HD3 equivalent input noise noise floor >1MHz1 - 158 <-155 <-155 <-154 dBm(1Hz) SNF μ۷ INV integrated noise 1MHz to 150MHz 35 < 50 < 50 < 55 STATIC, DC PERFORMANCE *input offset voltage 3 ± 10.0 ± 6.0 ± 11.0 m۷ VIO μV/°C average temperature coefficient 20 ± 50 ± 50 DVIO *input bias current 10 ±36 ± 20 **IBN** non-inverting ± 20 μA nA/°C DIBN average temperature coefficient 100 ± 200 ± 100 *input bias current invertina 10 46 30 40 иΑ IBI nA/°C average temperature coefficient ±200 DIBI 100 ± 100 50 power supply rejection ratio 55 50 50 dB **PSRR** ◆common mode rejection ratio 55 50 50 50 dB **CMRR** *supply current 15 21 21 no load 21 mΑ ICC MISCELLANEOUS PERFORMANCE non-inverting input 200 >50 resistance >100 >100 $k\Omega$ RIN <2.5 capacitance 0.5 < 2.5 <2.5 pF CIN output impedance at DC < 0.3 RO 0.2 < 0.3 < 0.3 Ω output voltage range no load 3.5 >3.0 >3.2 >3.2 ٧ VÓ common mode input range for rated performance 2.8 >2.0 >2.5 >2.5 ٧ CMIR output current -40°C to +85°C 70 >50 10 >35 >50 mA -55°C to +125°C 70 10

· 医克里克氏征 医克里克氏征 医电影 医克里克氏试验 医克里特氏	Tarat - William Grand o
V_{cc}	±7V
lout output is short circuit protect	
ground, but maximum reliab	oility will be
maintained if I _{out} does not ex	ccéed 70mA
common mode input voltage	$\pm V_{cc}$
differential input voltage	5Ÿ
junction temperature range	+175°C
operating temperature range	
Al/AJ:	- 40°C to + 85°C
A8/AM/AL:	- 55°C to + 125°C
storage temperature range	- 65°C to + 150°C
lead solder duration (+300°C)	10 sec

recommended gain range: +7 to +50, -1 to -50

计操一程序 () 成形似的安静地影响的影响

>50

>50


mΑ

NOTES:


>30

Al. AJ 100% tested at +25°C, sample +85°C. AJ Sample tested at +25°C. 100% tested at +25°C. ΑI 100% tested at +25°C, -55°C, +125°C. 100% tested at +25°C, sample -55°C, +125°C. **A8 A8** AL, AM 100% wafer probe tested at +25°C to +25°C. min/max specifications. SMD Sample tested at + 25°C, - 55°C, + 125°C.

note 1: Noise tests are performed from 5MHz to 200MHz. note 2: Gain flatness tests are performed from 0.1MHz.



Error



$$A_v = 1 + \frac{R_f}{R_g}$$

For optimum performance, R₁ and R₂ should be low-inductance, low-capacitance resistors.


(Pin designations are for DIP versions.)

Figure 1: recommended non-inverting gain circuit

ever, an understanding of the topology will aid in achieving the best performance. The discussion below will proceed for the non-inverting gain configuration with the inverting mode analysis being very similar.

Understanding the Loop Gain

Referring to the equivalent circuit of Figure 3, any current flowing in the inverting input is amplified to a voltage at the output through the transimpedance gain shown on the plot on page 3. This Z(s) is analogous to the open-loop gain of a voltage feedback amplifier.



Developing the non-inverting frequency response for the topology of Figure 3 yields:

$$\frac{V_o}{V_i} = \frac{1 + R_i / R_g}{1 - 1 / LG}$$
 eq. (1)

where LG is the loop gain defined by,

$$LG = \frac{Z(s)}{R_f} \times \frac{1}{1 + Z_f/(R_f | R_g)}$$
 eq. (2)

Equation 1 has a form identical to that for a voltage feedback amplifier with the differences occurring in the LG expression. For an idealized treatment, set $Z_i=0$ which results in a very simple LG = Z(s)/R_i. (Derivation of the transfer function for the case where $Z_i=0$ is given in Application Note AN300-1.) Using the Z(s) (open-loop transimpedance gain) plot shown on the previous page and dividing by the recommended $R_i=1.5k\Omega$, yields a large loop gain at DC. As a result, equation 1 shows that the closed-loop gain at DC is very close to $(1+R_{\rm f}/R_{\rm g})$.

At higher frequencies, the roll-off of Z(s) determines the closed-loop frequency response which, ideally, is dependent only on Rr. The specifications reported on the previous pages are therefore valid only for the specified Rr. = $1.5 k\Omega$. Increasing Rr from $1.5 k\Omega$ will decrease the loop gain and bandwidth, while decreasing it will increase the loop gain possibly leading to inadequate phase margin and closed-loop peaking. Conversely, fixing Rr will hold the frequency response constant while the closed-loop gain can be adjusted using R_b.

The CLC401 departs from this idealized analysis to the extent that the inverting input impedance is finite. With the low quiescent power of the CLC401, $Z_i \! \! \equiv \! 50\Omega$ leading to a drop in loop gain and bandwidth at high gain settings, as given by equation 2. The second term in equation 2 accounts for the division in feedback current that occurs between Z_i and $R_i \mid |R_g|$ at the inverting node of the CLC400. This decrease in bandwidth can be circumvented as described in "Increasing Bandwidth at High Gains."

DC Accuracy and Noise

Since the two inputs for the CLC401 are quite dissimilar, the noise and offset error performance differs somewhat from that of a standard differential input amplifier. Specifically, the inverting input current noise is much larger than the non-inverting current noise. Also the two input bias currents are physically unrelated rendering bias current cancellation through matching of the inverting and non-inverting pin resistors ineffective.

In equation 3, the output offset is the algebraic sum of the equivalent input voltage and current sources that influence DC operation. Output noise is determined similarly except that a root-sum-of-squares replaces the algebraic sum. B_a is the non-inverting pin resistance.




Figure 2: recommended inverting gain circuit

Output Offset
$$V_o = \pm IBN \times R_s (1 + R_f/R_g) \pm VIO (1 + R_f/R_g) \pm IBI \times R_f$$
 eq. (3)

An important observation is that for fixed R_f , offsets as referred to the input improve as the gain is increased (divide all terms by $1+R_1/R_g$). A similar result is obtained for noise where noise figure improves as gain increases.

Selecting Between the CLC400 or CLC401

The CLC400 is intended for gains of ± 1 to ± 8 while the CLC401 is designed for gains of ± 7 to $\pm 50.$ Optimum performance is achieved with a feedback resistor of 2500 with the CLC400 and 1.5kQ with the CLC401—this distinction may be important in transimpedance applications such as D/A buffering. Although the CLC400 can be used at higher gains, the CLC401 will provide a wider bandwidth because loop gain losses due to finite Z, are lower with the larger CLC401 feedback resistor as explained above. On the other hand, the lower recommended feedback resistance of the CLC400 minimizes the output errors due to inverting input noise and bias currents.

Increasing Bandwidth At High Gains

Bandwidth may be increased at high closed-loop gains by adjusting R_{r} and R_{0} to make up for the losses in loop gain that occur at these high gain settings due to current division at the inverting input. An approximate relationship may be obtained by holding the LG expression constant as the gain is changed from the design point used in the specifications (that is, $R_{r}=1.5k\Omega$ and $R_{0}=79\Omega$). For the CLC401 this gives,

$$R_f = 2500 - 50A_v \text{ and } R_g = \frac{2500 - 50A_v}{A_v - 1}$$
 eq. (4)

where A_v is the desired non-inverting gain. Note that with $A_v=\pm 20$ we get the specified $R_1=1.5k\Omega$, while at higher gains, a lower value gives stable performance with improved bandwidth.

Capacitive Feedback

Capacitive feedback should not be used with the CLC401 because of the potential for loop instability. See Application Note OA-7 for active filter realizations with the CLC401.

Printed Circuit Layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Parasitic or load capacitance directly on the output will introduce additional phase shift in the loop degrading the loop phase margin and leading to frequency response peaking. A small series resistor before the capacitance effectively decouples this effect. The graphs on the preceding page illustrate the required resistor value and resulting performance vs. capacitance.

Precision buffed resistors (PRP8351 series from Precision Resistive Products) with low parasitic reactances were used to develop the data sheet specifications. Precision carbon composition resistors will also yield excellent results. Standard spirally-trimmed RN55D metal film resistors will work with a slight decrease in bandwidth due to their reactive nature at high frequencies.

Evaluation PC boards (part no. 730013 for through-hole and 730027 for SOIC) for the CLC401 are available.