

CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 2048 x 9-BIT, 4096 x 9-BIT, 8192 x 9-BIT & 16384 x 9-BIT IDT7203 IDT7204 IDT7205 IDT7206

## **FEATURES:**

- First-In/First-Out dual-port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- · High-speed: 20ns access time
- · Low power consumption
  - Active: 770mW (max.)
  - Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- · Fully expandable in both word depth and width
- · Pin and functionally compatible with IDT720X family
- · Status Flags: Empty Half-Full, Full
- · Retransmit capability
- High-performance CEMOS™ technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

## **DESCRIPTION:**

The IDT7203/7204/7205/7206 are dual-port memories buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins. All FIFOs have a read/write cycle time of 30ns (33MHz).

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit ( $\overline{RT}$ ) capability that allows the read pointer to be reset to its initial position when  $\overline{RT}$  is pulsed low. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CEMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

# **FUNCTIONAL BLOCK DIAGRAM**




CEMOS is a trademark of integrated Device Techology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

# PIN CONFIGURATIONS



Consult Factory for CERPACK Pinout

#### D2 []6 D١ 28[ D<sub>7</sub> D<sub>N</sub> N F 17 27 [ J32-1 ]8 26[ 119 25[] L32-1 24[ EF XO/HF Qο Q1 NC 111 23[ ]12 22[ Q7 Q2 2661 drw 20b

PLCC/LCC **TOP VIEW** 

# ABSOLUTE MAXIMUM RATINGS(1)

ADOLO IL MANIMONI IA INGO									
Symbol	Rating	Commercial	Military	Unit					
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	V					
Та	Operating Temperature	0 to +70	-55 to +125	ů					
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	့					
Tstg	Storage Temperature	-55 to + 125	-65 to +155	°C					
lout	DC Output Current	50	50	mA					

#### NOTE:

2661 tbl 01 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **RECOMMENDED** DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	. 0	0	٧
VIH <sup>(1)</sup>	Input High Voltage Commercial	2.0	_	_	٧
V <sub>IH</sub> (1)	Input High Voltage Military	2.2	_	-	٧
V <sub>IL</sub> (2)	Input Low Voltage Commercial and Military	_	_	0.8	٧

## NOTES:

1. VIH = 2.6V for XI input (commercial).

 $V_{H} \approx 2.8V$  for  $\overline{X}$  input (military).

2. 1.5V undershoots are allowed for 10ns once per cycle.

# DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5.0V±10%, TA = -55°C to +125°C)

		Co	IDT7203/7204/ IDT7205 Commercial tA = 20ns		IDT7203/7204/ IDT7205/7206 Commercial ta = 25,35,50,80,120ns			IDT7203/7204/ IDT7205/7206 Milltary ta = 30,40,50,80,120ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lLI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	-1	_	1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	-	10	-10	_	10	μА
<b>V</b> OH	Output Logic "1" Voltage IOH = -2mA	2.4	_		2.4	_	_	2.4			٧
Vol	Output Logic "0" Voltage IOH = 8mA	_	_	0.4	_		0.4	_	_	0.4	٧
ICC1 <sup>(3)</sup>	Active Power Supply Current	_		120 <sup>(4)</sup>	_	_	120 <sup>(4)</sup>			150 <sup>(4)</sup>	mA
Iccs(3)	Standby Current (R=W=RS=FL/RT=Vін)	_	_	12			12	_	_	25	mA
ICC3(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		2		_	2	_	_	4	mA
Icc3(S) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)			8	_	_	8	_	_	12	mA

NOTES:

- Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2.  $\overline{A} \ge V_{\text{IH}}$ ,  $0.4 \le V_{\text{OUT}} \le V_{\text{CC}}$ .

- 2661 tbi 03 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

2661 tbl 02

5.2

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc - 5V + 10% TA - 0°C to . 70°C: Military: Vcc - 5V + 10% TA 550C to . 1250C)

Commercial.	$Vcc = 5V \pm 10\%$ , TA = 0°C to +70°	C; Milita	ıry: Vcc	<u>= 5V ± '</u>	10%, Ta	= -55°C	to +125	°C)		
		Comn	nercial	Comn	nercial	Mill	Iltary Commercial			
		7203S/L20			S/L25	7203S/L30			S/L35	
			S/L20 S/L20	7204S/L25			S/L30	7204		
			S/L20	7205S/L25 7206S/L25			S/L30 S/L30	7205S/L35 7206S/L35 Min. Max.		
Symbol	Parameters	Min.	Max.	Min.	Max.	7206S/L30 Min. Max.				Unit
fs	Shift Frequency	_	33.3	_	28.5	_	25		22.2	MHz
tRC	Read Cycle Time	30	-	35	_	40		45	_	ns
tA	Access Time	_	20	_	25	_	30	_	35	กร
trr	Read Recovery Time	10	_	10		10	_	10	_	ns
tRPW	Read Pulse Width (2)	20		25	_	30	_	35	-	ns
tRLZ	Read Low to Data Bus Low (3)	5	_	5	-	5	_	5	ı	ns
twLz	Write High to Data Bus Low Z (3,4)	5	_	5	_	5	_	10		ns
tDV	Data Valid from Read High	5	_	5	_	5		5	ŀ	ns
trhz	Read High to Data Bus High Z (3)		15	_	18	_	20	1	20	ns
twc	Write Cycle Time	30	1	35	-	40	_	45	1	ns
twpw	Write Pulse Width (2)	20		25		30	_	35	_	ns
twn	Write Recovery Time	10		10		10	_	10		ns
tos	Data Set-up Time	12	-	15	_	18	_	18	_	ns
<b>t</b> DH	Data Hold Time	0		0		0	-	0	ı	ns
trsc	Reset Cycle Time	30		35		40	-	45	-	ns
trs	Reset Pulse Width <sup>(2)</sup>	20	1	25	l	30	_	35	I	ns
trss	Reset Set-up Time <sup>(3)</sup>	20	1	25	1	30	_	35	1	ns
trsr	Reset Recovery Time	10	_	10	-	10	_	10	ı	ns
tRTC	Retransmit Cycle Time	30		<b>3</b> 5	l	40	_	45	1	ns
ŧRT	Retransmit Pulse Width <sup>(2)</sup>	20		25	_	30	_	35	-	ns
trts	Retransmit Set-up Time (3)	20		25	-	30		35	-	ns
trtr	Retransmit Recovery Time	10		10		10	_	10	-	ns
<b>t</b> EFL	Reset to Empty Flag Low		30		35	_	40	-	45	ns
tHFH, tFFH	Reset to HF and FF High		30	_	35	_	40		45	ns
<b>TRTF</b>	Retransmit Low to Flags Valid	-	30	_	35	_	40		45	ns
tref	Read Low to Empty Flag Low		20		25	_	30	-	30	ns
<b>TRFF</b>	Read High to Full Flag High		20		25	-	30	-	30	ns
trpe	Read Pulse Width after EF High	20		25		30	_	35	-	ns
twef	Write High to Empty Flag High		20	_	25	_	30	-	30	ns
twff	Write Low to Full Flag Low	_	20		25		30	_	30	ns
twhF	Write Low to Half-Full Flag Low	_	30	1	35	-	40	_	45	ns
trhf	Read High to Half-Full Flag High	_	30		35	_	40	_	45	ns
twpF	Write Pulse Width after FF High	20	_	25	_	30	_	35		ns
txoL	Read/Write Low to XO Low	_	20	_	25	_	30	_	35	ns
tхон	Read/Write High to XO High	-	20		25		30		35	ns
txı	XI Pulse Width <sup>(2)</sup>	20	_	25	_	30	_	35	_	ns
txin	XI Recovery Time	10		10		10	_	10	_	ns
txis	Ⅺ Set-up Time	10	_	10		10	<u> </u>	15	I —	ns

# NOTES:

Timings referenced as in AC Test Conditions.

Pulse widths less than minimum are not allowed.

- Values guaranteed by design, not currently tested.
   Only applies to read data flow-through mode.

2661 tbi 04

# **AC ELECTRICAL CHARACTERISTICS (Continued)**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Military Commercial and Military									
		7203S/L40 7204S/L40 7205S/L40		7203S/L50 7204S/L50 7205S/L50 7206S/L50		7204 7205	S/L80 S/L80 S/L80	7203S/L120 7204S/L120			
Symbol	Parameters	7206 Min.	S/L40 Max.	7206 Min.	S/L50 Max.	7206 Min.	S/L80 Max.	Min. Max.		Unit	
fs	Shift Frequency	_	20	_	15	_	10	_	7	MHz	
tric	Read Cycle Time	50	_	65		100	_	140	_	ns	
ta	Access Time	_	40	_	50	_	80	_	120	ns	
trr	Read Recovery Time	10	_	15		20	_	20	_	ns	
tRPW	Read Pulse Width (2)	40	_	50	_	80	_	120	_	ns	
trlz	Read Low to Data Bus Low (3)	5	_	10	_	10	_	10	_	ns	
twLZ	Write High to Data Bus Low Z (3,4)	10	_	15	_	20	_	20		ns	
tDV	Data Valid from Read High	5	_	5	_	5	_	5	_	ns	
tanz	Read High to Data Bus High Z (3)	<b>—</b>	25		30	_	30	_	35	ns	
twc	Write Cycle Time	50	_	65		100	_	140	_	ns	
twpw	Write Pulse Width (2)	40	_	50		80		120	l –	ns	
twn	Write Recovery Time	10	_	15	_	20	_	20		ns	
tos	Data Set-up Time	20	-	30	-	40	_	40	_	ns	
tDH	Data Hold Time	0		5	_	10	_	10		ns	
trsc	Reset Cycle Time	50		65		100		140	_	ns	
trs	Reset Pulse Width <sup>(2)</sup>	40	_	50	-	80	_	120	_	ns	
trss	Reset Set-up Time(3)	40	_	50	_	80	_	120	<u> </u>	ns	
trsa	Reset Recovery Time	10		15		20	_	20	_	ns	
trtc	Retransmit Cycle Time	50	_	65	_	100	_	140		ns	
trt	Retransmit Pulse Width <sup>(2)</sup>	40	_	50	-	80		120	_	ns	
trts	Retransmit Set-up Time (3)	40	_	50	-	80		120	_	ns	
trtr	Retransmit Recovery Time	10	_	15	_	20		20	_	ns	
<b>t</b> EFL	Reset to Empty Flag Low		50	_	65	_	100		140	ns	
tHFH, tFFH	Reset to HF and FF High	_	50	_	65		100		140	ns	
trtf	Retransmit Low to Flags Valid	_	50	_	65		100	_	140	ns	
tref	Read Low to Empty Flag Low	_	35		45		60		60	ns	
trff	Read High to Full Flag High	_	35	_	45		60	_	60	ns	
trpe	Read Pulse Width after EF High	40		50		80	_	120	l –	ns	
twer	Write High to Empty Flag High	_	35		45		60	i –	60	ns	
twff	Write Low to Full Flag Low	_	35	_	45	_	60	_	60	ns	
<b>tw</b> HF	Write Low to Half-Full Flag Low	_	50	_	65	-	100	_	140	ns	
trhf	Read High to Half-Full Flag High	_	50	_	65		100	_	140	ns	
twpf	Write Pulse Width after FF High	40	_	50		80	_	120		ns	
txoL	Read/Write Low to XO Low	_	40		50		80	_	120	ns	
tхон	Read/Write High to XO High	<u> </u>	40		50	_	80	-	120	ns	
txı	Ⅺ Pulse Width <sup>(2)</sup>	40	_	50	_	80	_	120	_	ns	
txir	Ⅺ Recovery Time	10		10		10	_	10		ns	
txis	Ⅺ Set-up Time	15	_	15	_	15		15		ns	

Timings referenced as in AC Test Conditions.
 Pulse widths less than minimum are not allowed.

Values guaranteed by design, not currently tested. Only applies to read data flow-through mode.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2661 tbl 06

# **CAPACITANCE<sup>(1)</sup>** (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	10	pF
Со∪т <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF
NOTES:				2661 fbl 07

This parameter is sampled and not 100% tested.

2. With output deselected.

# **≶** 1.1KΩ D.U.T. 6800 2661 drw 1 OR FOLIVALENT CIRCUIT

Figure 1. Output Load

\*Includes iig and scope capacitances.

# SIGNAL DESCRIPTIONS

# inputs:

DATA IN (Do-Da) — Data inputs for 9-bit wide data.

#### Controls:

**RESET (RS)** — Reset is accomplished whenever the Reset (RS) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable (R) and Write Enable (W) inputs must be in the high state during the window shown in Figure 2 (i.e. tRSS before the rising edge of RS) and should not change until trish after the rising edge of RS.

WRITE ENABLE (W) - A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (W). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (FF) will go low on the falling edge of the last write signal, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go high after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

**READ ENABLE** (R) — A read cycle is initiated on the falling edge of the Read Enable (R) provided the Empty Flag (EF) is not set. The data is accessed on a First-In/First-Out basis independent of any ongoing write operations. After Read Enable  $(\overline{R})$ goes high, the Data Outputs (Qo through Qs) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (EF) will go low, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from R so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT) - This is a dualpurpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In  $(\overline{XI})$ 

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control (RT) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable (R) and Write Enable (W) must be in the high state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

**EXPANSION IN (\overline{XI})** — This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. Expansion In (XI) is connected to Expansion Out (XO) of the previous device in the Depth Expansion or Daisy Chain Mode.

# **Outputs:**

FULL FLAG (FF) — The Full Flag (FF) will go low, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 2048/4096/8192/16384 writes.

**EMPTY FLAG (EF)** — The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


**EXPANSION OUT/HALF-FULL FLAG (\overline{XO/HF})** — This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set to low and will remain set until the difference between the write pointer and

read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

**DATA OUTPUTS (Qo-Qs)** — Qo-Qs are data outputs for 9-bit wide data. These outputs are in a high impedance condition whenever Read  $(\vec{R})$  is in a high state.



NOTE:

W and R = Viii around the rising edge of RS.

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full FlagTiming From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



NOTE:

1. EF, FF and HF may change status during Retransmit, but flags will be valid at texts.

Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion in

# **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

#### Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

# Depth Expansion

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

# USAGE MODES:

### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

#### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

# Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF + tA) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

#### **Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FiFO Used in Single Device Mode



## NOTE:

Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.
 Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

# **TRUTH TABLES**

# TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		inputs		internal	Status	Outputs				
Mode	PS	RT	সা	Read Pointer	Write Pointer	ĒĒ	77	HF		
Reset	0	Х	0	Location Zero	Location Zero	0 .	1	1		
Retransmit	1	0	0	Location Zero	Unchanged	Х	X	Х		
Read/Write	1	1	0	Increment (1)	Increment (1)	Х	Х	Х		

# NOTE:

2661 tbl 07

# TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs			interna	l Status	Outputs		
Mode	RS	FL	XI	Read Pointer	Write Pointer	EF	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	Х	Х	Х	

## NOTES:

2661 tbi 08

1.  $\overline{X}$  is connected to  $\overline{XO}$  of previous device. See Figure 14.
2.  $\overline{RS}$  = Reset Input,  $\overline{F}$ / $\overline{RT}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output





Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FiFO Memory (Depth Expansion)

Pointer will Increment if flag is high.



#### NOTES:

- For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation




Figure 17. Read Data Flow-Through Mode

13




Figure 18. Write Data Flow-Through Mode