

# SYNCHRONOUS DRAM MODULE

**MT9LSDT872 – 64MB**  
**MT9LSDT1672 – 128MB**  
**MT9LSDT3272 – 256MB**

For the latest data sheet, please refer to the Micron® Web site: [www.micron.com/products/modules](http://www.micron.com/products/modules)

## Features

- 168-pin, dual in-line memory module (DIMM)
- PC100- and PC133-compliant
- Registered inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- Utilizes 125 MHz and 133 MHz SDRAM components
- Supports ECC error detection and correction
- 64MB (8 Meg x 72), 128MB (16 Meg x 72), and 256MB (32 Meg x 72)
- Single +3.3V power supply
- Fully synchronous; all signals registered on positive edge of PLL clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal SDRAM banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge, includes Concurrent Auto Precharge; Auto Refresh Mode
- Self Refresh Mode: 64ms, 4,096-cycle refresh (64MB, 128MB); 8,192 cycle refresh (256MB)
- LVTTTL-compatible inputs and outputs
- Serial Presence-Detect (SPD)
- Gold edge contacts

**Table 1: Timing Parameters**


CL = CAS (READ) latency

MODULE MARKING	CLOCK FREQUENCY	ACCESS TIME		SETUP TIME	HOLD TIME
		CL = 2	CL = 3		
-13E	133 MHz	5.4ns	–	1.5ns	0.8ns
-133	133 MHz	–	5.4ns	1.5ns	0.8ns
-10E	100 MHz	6ns2	–	2ns	1ns

**Table 2: Address Table**

MODULE DENSITY	64MB	128MB	256MB
Refresh Count	4K	4K	8K
Device Banks	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	64Mb (8 Meg x 8)	128Mb (16 Meg x 8)	256Mb (32 Meg x 8)
Device Row Addressing	4K (A0–A11)	4K (A0–A11)	8K (A0–A12)
Device Column Addressing	512 (A0–A8)	1K (A0–A9)	1K (A0–A9)
Module Ranks	1 (S0#, S2#)	1 (S0#, S2#)	1 (S0#, S2#)

**Figure 1: 168-Pin DIMM (MO-161)**



## Options

- Package
  - 168-pin DIMM (standard) G
  - 168-pin DIMM (lead-free) Y<sup>1</sup>
- Frequency/CAS Latency<sup>2</sup>
  - 133 MHz (7.5ns) / CL = 2 -13E
  - 133 MHz (7.5ns) / CL = 3 -133
  - 100 MHz (8ns) / CL = 2 -10E
- PCB
  - Standard 1.50in. (38.10mm) See page 2 note
  - Low-Profile 1.125in. (28.58mm) See page 2 note

## Marking

- NOTE: 1. Contact Micron for product availability.  
2. Registered mode will add one clock cycle to CL.



**Table 3: Part Numbers**

PARTNUMBER	MODULE DENSITY	CONFIGURATION	SYSTEM BUS SPEED
MT9LSDT872G-13E__	64MB	8 Meg x 72	133MHz
MT9LSDT872Y-13E__	64MB	8 Meg x 72	133MHz
MT9LSDT872G-133__	64MB	8 Meg x 72	133MHz
MT9LSDT872Y-133__	64MB	8 Meg x 72	133MHz
MT9LSDT872G-10E__	64MB	8 Meg x 72	100MHz
MT9LSDT872Y-10E__	64MB	8 Meg x 72	100MHz
MT9LSDT1672G-133__	128MB	16 Meg x 72	133MHz
MT9LSDT1672Y-133__	128MB	16 Meg x 72	133MHz
MT9LSDT1672G-13E__	128MB	16 Meg x 72	133MHz
MT9LSDT1672Y-13E__	128MB	16 Meg x 72	133MHz
MT9LSDT1672G-10E__	128MB	16 Meg x 72	100MHz
MT9LSDT1672Y-10E__	128MB	16 Meg x 72	100MHz
MT9LSDT3272G-133__	256MB	32 Meg x 72	133MHz
MT9LSDT3272Y-133__	256MB	32 Meg x 72	133MHz
MT9LSDT3272G-13E__	256MB	32 Meg x 72	133MHz
MT9LSDT3272Y-13E__	256MB	32 Meg x 72	133MHz
MT9LSDT3272G-10E__	256MB	32 Meg x 72	100MHz
MT9LSDT3272Y-10E__	256MB	32 Meg x 72	100MHz

**NOTE:**

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT9LSDT1672G-133B1.

**Table 4: Pin Assignment Table  
168-Pin DIMM (Front)**

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	22	CB1	43	Vss	64	Vss
2	DQ0	23	Vss	44	DNU	65	DQ21
3	DQ1	24	NC	45	S2#	66	DQ22
4	DQ2	25	NC	46	DQMB2	67	DQ23
5	DQ3	26	VDD	47	DQMB3	68	Vss
6	VDD	27	WE#	48	DNU	69	DQ24
7	DQ4	28	DQMB0	49	VDD	70	DQ25
8	DQ5	29	DQMB1	50	NC	71	DQ26
9	DQ6	30	S0#	51	NC	72	DQ27
10	DQ7	31	DNU	52	CB2	73	VDD
11	DQ8	32	Vss	53	CB3	74	DQ28
12	Vss	33	A0	54	Vss	75	DQ29
13	DQ9	34	A2	55	DQ16	76	DQ30
14	DQ10	35	A4	56	DQ17	77	DQ31
15	DQ11	36	A6	57	DQ18	78	Vss
16	DQ12	37	A8	58	DQ19	79	CK2
17	DQ13	38	A10	59	VDD	80	NC
18	VDD	39	BA1	60	DQ20	81	WP
19	DQ14	40	VDD	61	NC	82	SDA
20	DQ15	41	VDD	62	NC	83	SCL
21	CB0	42	CK0	63	NC	84	VDD


**Table 5: Pin Assignment Table  
168-Pin DIMM (Back)**

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
85	Vss	106	CB5	127	Vss	148	Vss
86	DQ32	107	Vss	128	CKE0	149	DQ53
87	DQ33	108	NC	129	RFU (S3#)	150	DQ54
88	DQ34	109	NC	130	DQMB6	151	DQ55
89	DQ35	110	VDD	131	DQMB7	152	Vss
90	VDD	111	CAS#	132	RFU (A13)	153	DQ56
91	DQ36	112	DQMB4	133	VDD	154	DQ57
92	DQ37	113	DQMB5	134	NC	155	DQ58
93	DQ38	114	NC	135	NC	156	DQ59
94	DQ39	115	RAS#	136	CB6	157	VDD
95	DQ40	116	Vss	137	CB7	158	DQ60
96	Vss	117	A1	138	Vss	159	DQ61
97	DQ41	118	A3	139	DQ48	160	DQ62
98	DQ42	119	A5	140	DQ49	161	DQ63
99	DQ43	120	A7	141	DQ50	162	Vss
100	DQ44	121	A9	142	DQ51	163	CK3
101	DQ45	122	BA0	143	VDD	164	NC
102	VDD	123	A11	144	DQ52	165	SA0
103	DQ46	124	VDD	145	NC	166	SA1
104	DQ47	125	CK1	146	NC	167	SA2
105	CB4	126	NC/A12 <sup>1</sup>	147	REGE	168	VDD

NOTE:

1. Pin 126 is NC (64MB and 128MB) or A12 (256MB).

**Figure 2: 168-Pin DIMM Pin Locations**



**Table 6: Pin Descriptions**

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information


PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
27, 111, 115	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
42, 79, 125, 163	CK0-CK3	Input	Clock: CK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. CK also increments the internal burst counter and controls the output registers.
128	CKE0	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. Deactivating the clock provides PRECHARGE, POWER-DOWN, and SELF REFRESH operation (all device banks idle), ACTIVE POWER-DOWN (row ACTIVE in any device bank), or CLOCK SUSPEND operation (burst access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CK, are disabled during power-down and self refresh modes, providing low standby power.
30, 45	S0#, S2#	Input	Chip Select: S# enable (registered LOW) and disable (registered HIGH) the command decoder. All commands are masked when S# are registered HIGH. S# are considered part of the command code.
28-29, 46-47, 112-113, 130-131	DQMB0-DQMB7	Input	Input/Output Mask: DQMB is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQMB is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQMB is sampled HIGH during a READ cycle.
39, 122	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
33, 34, 35, 36, 37, 38, 117, 118, 119, 120, 121, 123, 126 (256MB)	A0-A11 (64MB, 128MB) A0-A12 (256MB)	Input	Address Inputs: sampled during the ACTIVE command and READ/WRITE command, with A10 defining auto precharge) to select one location out of the memory array in the respective device bank. A10 is sampled during a PRECHARGE command to determine if both device banks are to be precharged (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
83	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
165-167	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
147	REGE	Input	Register Enable.
2-5, 7-11, 13-17, 19-20, 55-58, 60, 65-67, 69-72, 74-77, 86-89, 91-95, 97-101, 103-104, 139-142, 144, 149-151, 153-156, 158-161	DQ0-DQ63	Input/Output	Data I/Os: Data bus.
21-22, 52-53, 105-106, 136-137	CB0-CB7	Input/Output	Check Bits.
8 2	SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
6, 18, 26, 40-41, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	VDD	Supply	Power Supply: +3.3V ±0.3V.

**Table 6: Pin Descriptions**

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

<b>PIN NUMBERS</b>	<b>SYMBOL</b>	<b>TYPE</b>	<b>DESCRIPTION</b>
1, 12, 23, 32, 43, 54, 64, 68, 78, 85, 96, 107, 116, 127, 138, 148, 152, 162	VSS	Supply	Ground.
63, 81, 114, 126 (64MB, 128MB), 129, 132	NC	–	Reserved for Future Use: These pins are not connected on this module but are assigned pins on other SDRAM versions.
31, 44, 48	DNU	–	Do Not Use: These pins are not connected on this module but are assigned pins on the compatible DRAM version.

Figure 3: Functional Block Diagram – Standard PCB




NOTE:

1. All resistor values are 10Ω unless otherwise specified.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/support/numbering.html](http://www.micron.com/support/numbering.html).

Standard modules use the following SDRAM devices:  
MT48LC8M8A2TG (64MB); MT48LC16M8A2TG (128MB); and  
MT46LC32M8A2TG (256MB)

Lead-free modules use the following SDRAM devices:  
MT48LC8M8A2P (64MB); MT48LC16M8A2P (128MB); and  
MT46LC32M8A2P (256MB)

Figure 4: Functional Block Diagram – Low-Profile PCB



NOTE:

1. All resistor values are 10Ω unless otherwise specified.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/support/numbering.html](http://www.micron.com/support/numbering.html).

Standard modules use the following SDRAM devices:  
MT48LC16M8A2TG (64MB); MT48LC32M8A2TG (128MB); and  
MT46LC64M8A2TG (256MB)

Lead-free modules use the following SDRAM devices:  
MT48LC16M8A2P (64MB); MT48LC32M8A2P (128MB); and  
MT46LC64M8A2P (256MB)

## General Description

The Micron MT9LSDT872, MT9LSDT1672, and MT9LSDT3272 are high-speed CMOS, dynamic random-access, 64MB, 128MB, and 256MB modules organized in a x72 configuration. SDRAM modules use internally configured quad-bank SDRAM devices with a synchronous interface (all signals are registered on the positive edge of clock signals CK).

Read and write accesses to SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed [BA0, BA1 select the bank, A0–A11 (64MB and 128MB) or A0–A12 (256MB) select the row]. The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

SDRAM modules provide for programmable read or write burst lengths of 1, 2, 4 or 8 locations, or full page, with a burst terminate option. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

SDRAM modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the  $2n$  rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

SDRAM modules are designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTTL-compatible.

SDRAM modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access. For more information regarding SDRAM operation, refer to the 64Mb, 128Mb, or 256Mb SDRAM component data sheets.

## PLL and Register Operation

These modules can be operated in either registered mode (REGE pin HIGH), where the control/address

input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock), or in buffered mode (REGE pin LOW) where the input signals pass through the register/buffer to the SDRAM devices on the same clock. A phase-lock loop (PLL) on the modules is used to redrive the clock signals to the SDRAM devices to minimize system clock loading (CK0 is connected to the PLL, and CK1, CK2 and CK3 are terminated).

## Serial Presence-Detect Operation

SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

## Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100 $\mu$ s delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100 $\mu$ s period and continuing at least through the end of this period, Command Inhibit or NOP commands should be applied.

Once the 100 $\mu$ s delay has been satisfied with at least one Command Inhibit or NOP command having been applied, a PRECHARGE command should be applied. All device banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO refresh cycles must be performed. After the AUTO refresh cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an

unknown state, it should be loaded prior to applying any operational command.

### Mode Register Definition

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode, and a write burst mode, as shown in Figure 5, Mode Register Definition.

The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0–M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use.

The mode register must be loaded when all device banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

### Burst Length


Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 5, Mode Register Definition. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached, as shown in Table 7, Burst Definition, on page 10. The block is uniquely selected by A1–Ai when the burst length is set to two; by A2–Ai when the burst length is set to four; and by A3–Ai when the burst length is set to eight. See note 8 of Table 7, Burst Definition, on page 10, for Ai values. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block.

Full-page bursts wrap within the page if the boundary is reached, as shown in Table 7, Burst Definition, on page 10.

Figure 5: Mode Register Definition




**Table 7: Burst Definition**

BURST LENGTH	STARTING COLUMN ADDRESS	ORDER OF ACCESSES WITHIN A BURST	
		TYPE = SEQUENTIAL	TYPE = INTERLEAVED
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	
Full Page (y)	n=A0-9/8 (location 0-y)	Cn,Cn+1,Cn+2 Cn+3,Cn+4... ...Cn-1, Cn...	Not supported

**NOTE:**

- For full-page accesses:  $y = 512$  (64MB),  $y = 1,024$  (128MB, 256MB)
- For a burst length of two, A1-Ai select the block of two burst; A0 selects the starting column within the block.
- For a burst length of four, A2-Ai select the block of four burst; A0-A1 select the starting column within the block.
- For a burst length of eight, A3-Ai select the block of eight burst; A0-A2 select the starting column within the block.
- For a full-page burst, the full row is selected and A0-Ai select the starting column.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- For a burst length of one, A0-Ai select the unique column to be accessed, and Mode Register bit M3 is ignored.
- $i = 8$  for 64MB and 128MB;  
 $i = 9$  for 256MB.

**Figure 6: CAS Latency Diagram**



**Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 7, Burst Definition.

**CAS Latency**

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available by clock edge  $n + m$ . The DQ will start driving as a result of the clock edge one cycle earlier ( $n + m - 1$ ), and provided that the relevant access times are met, the data will be valid by clock edge  $n + m$ . For example, assuming that the clock cycle time is such that all relevant access times are met, if a read command is registered at T0 and the latency is programmed to two clocks, the DQ will start driving after T1 and the data will be valid by T2, as shown in Figure 6, CAS Latency

Diagram. Table 8, CAS Latency Table, on page 11 indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

### **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both read and write bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

### **Write Burst Mode**

When M9 = 0, the burst length programmed via M0-M2 applies to both read and write bursts; when M9 = 1, the programmed burst length applies to read bursts, but write accesses are single-location (nonburst) accesses.

**Table 8: CAS Latency Table**

Registered mode adds one clock cycle to CAS Latency

SPEED	ALLOWABLE OPERATING CLOCK FREQUENCY (MHz)	
	CAS LATENCY = 2	CAS LATENCY = 3
-13E	≤ 133	≤ 143
-133	≤ 100	≤ 133
-10E	≤ 100	N/A

## Commands

Table 9, Commands and DQMB Operation Truth Table provides a quick reference of available commands. This is followed by a written description of

each command. For a more detailed description of commands and operations refer to the 64Mb, 128Mb, or 256Mb SDRAM component datasheets.

**Table 9: Commands and DQMB Operation Truth Table**

CKE is HIGH for all commands shown except Self Refresh

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DQMB	ADDR	DQS	NOTES
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X	
NO OPERATION (NOP)	L	H	H	H	X	X	X	
ACTIVE (Select bank and activate row)	L	L	H	H	X	Bank/Row	X	1
READ (Select bank and column, and start READ burst)	L	H	L	H	L/H <sup>8</sup>	Bank/Col	X	2
WRITE (Select bank and column, and start WRITE burst)	L	H	L	L	L/H <sup>8</sup>	Bank/Col	Valid	2
BURST TERMINATE	L	H	H	L	X	X	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	X	Code	X	3
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	H	X	X	X	4, 5
LOAD MODE REGISTER	L	L	L	L	X	Op-Code	X	6
Write Enable/Output Enable	-	-	-	-	L	-	Active	7
Write Inhibit/Output High-Z	-	-	-	-	H	-	High-Z	7

NOTE:

1. A0–A11 provide row address, and BA0, BA1 determine which bank is made active.
2. A0–A8 (64MB and 128MB) or A0–A9 (256MB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.
3. A10 LOW: BA0, BA1 determine which bank is being precharged. A10 HIGH: both banks are precharged and BA0, BA1 are "Don't Care."
4. This command is Auto Refresh if CKE is HIGH, Self Refresh if CKE is LOW.
5. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
6. A0–A11 define the op-code written to the Mode Register.
7. Activates or deactivates the DQ during WRITES (zero-clock delay) and READs (two-clock delay).



### Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD Supply,  
Relative to VSS ..... -1V to +4.6V  
Voltage on Inputs, NC or I/O Pins  
Relative to VSS ..... -1V to +4.6V

Operating Temperature,  
T<sub>OPR</sub> (Commercial - ambient) ..... 0°C to +55°C  
Storage Temperature (plastic) ..... -55°C to +150°C

**Table 10: DC Electrical Characteristics and Operating Conditions**

Notes: 1, 5, 6; notes appear on page 17; VDD, VDDQ = +3.3V ±0.3V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
SUPPLY VOLTAGE	VDD, VDDQ	3	3.6	V		
INPUT HIGH VOLTAGE: Logic 1; All inputs	V <sub>IH</sub>	2	V <sub>DD</sub> + 0.3	V	22	
INPUT LOW VOLTAGE: Logic 0; All inputs	V <sub>IL</sub>	-0.3	0.8	V	22	
INPUT LEAKAGE CURRENT: Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> (All other pins not under test = 0V)	Command and Address	IL	-5	5	μA	33
	S#, CKE		-2.5	2.5		
	CK, DQMB		-5	-5		
OUTPUT LEAKAGE CURRENT: DQ pins are disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub>	DQ	I <sub>OZ</sub>	-5	5	μA	33
OUTPUT LEVELS: Output High Voltage (I <sub>OUT</sub> = -4mA) Output Low Voltage (I <sub>OUT</sub> = 4mA)	V <sub>OH</sub>	2.4	-	V		
	V <sub>OL</sub>	-	0.4	V		

**Table 11: IDD Specifications and Conditions – 64MB**

Notes: 1, 5, 6; VDD = +3.3V ±0.3V; notes appear on page 17

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES	
		-13E	-133	-10E			
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; t <sub>RC</sub> = t <sub>RC</sub> (MIN); CAS latency = 3	I <sub>DD1</sub>	1,125	1,035	855	mA	3, 18, 19, 30	
STANDBY CURRENT: Power-Down Mode; CKE = LOW; All banks idle	I <sub>DD2</sub>	18	18	18	mA	30	
STANDBY CURRENT: Active Mode; S# = HIGH; CKE = HIGH; All banks active after t <sub>RCD</sub> met; No accesses in progress	I <sub>DD3</sub>	405	405	315	mA	3, 18, 19, 30	
OPERATING CURRENT: Burst Mode; Continuous burst; READ or WRITE; All banks active; CAS latency = 3	I <sub>DD4</sub>	1,350	1,260	1,080	mA	3, 18, 19, 30	
AUTO REFRESH CURRENT: CKE = HIGH; S# = HIGH	t <sub>RC</sub> = t <sub>RC</sub> (MIN)	I <sub>DD5</sub>	2,070	1,890	1,710	mA	3, 18, 19, 30
	t <sub>RC</sub> = 15.625μs	I <sub>DD6</sub>	27	27	27	mA	18, 19, 30
SELF REFRESH CURRENT: CKE ≤ 0.2V	I <sub>DD7</sub>	9	9	9	mA	4	

**Table 12: IDD Specifications and Conditions – 128MB**

Notes: 1, 5, 6, 11, 13; VDD = +3.3V ±0.3V; notes appear on page 17

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES	
		-13E	-133	-10E			
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; $t_{RC} = t_{RC}(\text{MIN})$ ; CAS latency = 3	IDD1	1,440	1,350	1,260	mA	3, 18, 19, 30	
STANDBY CURRENT: Power-Down Mode; CKE = LOW; All banks idle	IDD2	18	18	18	mA	30	
STANDBY CURRENT: Active Mode; S# = HIGH; CKE = HIGH; All banks active after $t_{RCD}$ met; No accesses in progress	IDD3	450	450	360	mA	3, 18, 19, 30	
OPERATING CURRENT: Burst Mode; Continuous burst; READ or WRITE; All banks active; CAS latency = 3	IDD4	1,485	1,350	1,260	mA	3, 18, 19, 30	
AUTO REFRESH CURRENT: CKE = HIGH; S# = HIGH	$t_{RC} = t_{RC}(\text{MIN})$	IDD5	2,970	2,790	2,430	mA	3, 18, 19, 30
	$t_{RC} = 15.625\mu\text{s}$	IDD6	27	27	27	mA	18, 19, 30
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD7	18	18	18	mA	4	

**Table 13: IDD Specifications and Conditions – 256MB**

Notes: 1, 5, 6, 11, 13; VDD = +3.3V ±0.3V; notes appear on page 17

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES	
		-13E	-133	-10E			
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; $t_{RC} = t_{RC}(\text{MIN})$ ; CAS latency = 3	IDD1	1,215	1,125	1,125	mA	3, 18, 19, 30	
STANDBY CURRENT: Power-Down Mode; CKE = LOW; All banks idle	IDD2	18	18	18	mA	30	
STANDBY CURRENT: Active Mode; S# = HIGH; CKE = HIGH; All banks active after $t_{RCD}$ met; No accesses in progress	IDD3	360	360	360	mA	3, 18, 19, 30	
OPERATING CURRENT: Burst Mode; Continuous burst; READ or WRITE; All banks active; CAS latency = 3	IDD4	1,215	1,215	1,215	mA	3, 18, 19, 30	
AUTO REFRESH CURRENT: CKE = HIGH; S# = HIGH	$t_{RC} = t_{RC}(\text{MIN})$	IDD5	2,565	2,430	2,430	mA	3, 18, 19, 30
	$t_{RC} = 7.8125\mu\text{s}$	IDD6	32	32	32	mA	18, 19, 30
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD7	23	23	23	mA	4	

**Table 14: Capacitance**

Notes: 2; VDD = 3.3V ±0.3V; notes appear on page 17

PARAMETER	SYMBOL	MAX	UNITS
Input Capacitance: Address and Command	C <sub>I1</sub>	8	pF
Input Capacitance: S#, CKE, DQMB#	C <sub>I2</sub>	8	pF
Input Capacitance: CK	C <sub>I3</sub>	6	pF
Input/Output Capacitance: DQ, CB	C <sub>IO</sub>	8	pF



**Table 15: Electrical Characteristics and Recommended AC Operating Conditions**

Notes: 5, 6, 7, 8, 9, 10, 31; V<sub>DD</sub> = 3.3V ±0.3V; notes appear on page 17

AC CHARACTERISTICS			-13E		-133		-10E		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX			
Access time from CLK (positive edge)	CL=3	t <sub>AC</sub>		5.4		5.4		6	ns	27
	CL = 2	t <sub>AC</sub>		5.4		6		6	ns	
Address hold time		t <sub>AH</sub>	0.8		0.8		1		ns	
Address setup time		t <sub>AS</sub>	1.5		1.5		2		ns	
CLK high level width		t <sub>CH</sub>	2.5		2.5		3		ns	
CLK low level width		t <sub>CL</sub>	2.5		2.5		3		ns	
Clock cycle time	CL=3	t <sub>CK</sub>	7		7.5		8		ns	13
	CL = 2	t <sub>CK</sub>	7.5		10		10		ns	13
CKEholdtime		t <sub>CKH</sub>	0.8		0.8		1		ns	
CKEsetuptime		t <sub>CKS</sub>	1.5		1.5		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold time		t <sub>CMH</sub>	0.8		0.8		1		ns	
CS#, RAS#, CAS#, WE#, DQM setup time		t <sub>CMS</sub>	1.5		1.5		2		ns	
Data-in hold time		t <sub>DH</sub>	0.8		0.8		1		ns	
Data-in setup time		t <sub>DS</sub>	1.5		1.5		2		ns	
Data-out high-impedance time	CL=3	t <sub>HZ</sub>		5.4		5.4		6	ns	24
	CL = 2	t <sub>HZ</sub>		5.4		6		6	ns	24
Data-out low-impedance time		t <sub>LZ</sub>	1		1		1		ns	
Data-out hold time (load)		t <sub>OH</sub>	2.7		2.7		3		ns	
Data-out hold time (no load)		t <sub>OH<sub>N</sub></sub>	1.8		1.8		1.8		ns	25
ACTIVE to PRECHARGE command		t <sub>RAS</sub>	37	120,000	44	120,000	50	120,000	ns	32
ACTIVE to ACTIVE command period		t <sub>RC</sub>	60		66		70		ns	
ACTIVE to READ or WRITE delay		t <sub>RCD</sub>	15		20		20		ns	
Refresh period (4,096 cycles)		t <sub>REF</sub>		64		64		64	ms	
AUTO REFRESH period		t <sub>RFC</sub>	66		66		70		ns	
PRECHARGEcommand period		t <sub>RP</sub>	15		20		20		ns	
ACTIVE bank a to ACTIVE bank b command		t <sub>RRD</sub>	14		15		20		ns	
Transition time		t <sub>T</sub>	0.3		0.3	1.2	0.3	1.2	ns	23
WRIT E recovery time		t <sub>WR</sub>	1 CLK + 7ns		1 CLK + 7.5ns		1 CLK + 7.5ns		-	28
			14		15		15		ns	28
Exit SELF REFRESH to ACTIVE command		t <sub>XSR</sub>	67		75		80		ns	


**Table 16: AC Functional Characteristics**

 Notes: 5, 6, 7, 8, 9, 11, 13, 31; V<sub>DD</sub> = 3.3V ±0.3V; notes appear on page 17

PARAMETER	SYMBOL	-133	-10E	UNITS	NOTES	
READ/WRITE command to READ/WRITE command	t <sub>CCD</sub>	1	1	t <sub>CK</sub>	17	
CKE to clock disable or power-down entry mode	t <sub>CKED</sub>	1	1	t <sub>CK</sub>	14, 34	
CKE to clock enable or power-down exit setup mode	t <sub>PED</sub>	1	1	t <sub>CK</sub>	14,	
DQM to input data delay	t <sub>DQD</sub>	0	0	t <sub>CK</sub>	17, 34	
DQM to data mask during WRITES	t <sub>DQM</sub>	0	0	t <sub>CK</sub>	17, 34	
DQM to data high-impedance during READS	t <sub>DQZ</sub>	2	2	t <sub>CK</sub>	17, 34	
WRITE command to input data delay	t <sub>DWD</sub>	0	0	t <sub>CK</sub>	17, 34	
Data-in to ACTIVE command	t <sub>DAL</sub>	5	4	t <sub>CK</sub>	15, 21, 34	
Data-in to PRECHARGE command	t <sub>DPL</sub>	2	2	t <sub>CK</sub>	21,16, 34	
Last data-in to burst STOP command	t <sub>BDL</sub>	1	1	t <sub>CK</sub>	17, 34	
Last data-in to new READ/WRITE command	t <sub>CDL</sub>	1	1	t <sub>CK</sub>	17, 34	
Last data-in to PRECHARGE command	t <sub>RDL</sub>	2	2	t <sub>CK</sub>	21,16, 34	
LOAD MODE REGISTER command to ACTIVE or REFRESH command	t <sub>MRD</sub>	2	2	t <sub>CK</sub>	26	
Data-out to high-impedance from PRECHARGE command	CL = 3	t <sub>ROH</sub>	3	3	t <sub>CK</sub>	17, 34
	CL = 2	t <sub>ROH</sub>	2	2	t <sub>CK</sub>	17, 34

## Notes

1. All voltages referenced to VSS.
2. This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz; T<sub>A</sub> = 25°C; pin under test biased at 1.4V.
3. I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured (0°C to +55°C).
6. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the REF refresh requirement is exceeded.
7. AC characteristics assume t<sub>T</sub> = 1ns.
8. In addition to meeting the transition rate specification, the clock and CKE must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
9. Outputs measured at 1.5V with equivalent load:
 


10. t<sub>HZ</sub> defines the time at which the output achieves the open circuit condition; it is not a reference to V<sub>OH</sub> or V<sub>OL</sub>. The last valid data element will meet t<sub>OH</sub> before going High-Z.
11. AC timing and I<sub>DD</sub> tests have V<sub>IL</sub> = 0V and V<sub>IH</sub> = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1ns, then the timing is referenced at V<sub>IL</sub> (MAX) and V<sub>IH</sub> (MIN) and no longer at the ISV crossover point.
12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid V<sub>IH</sub> or V<sub>IL</sub> levels.
13. Once clock is added to latency in registered mode.
14. Timing actually specified by t<sub>CKS</sub>; clock(s) specified as a reference only at minimum cycle rate.
15. Timing actually specified by t<sub>WR</sub> plus t<sub>RP</sub>; clock(s) specified as a reference only at minimum cycle rate.
16. Timing actually specified by t<sub>WR</sub>.
17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
18. The I<sub>DD</sub> current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
19. Address transitions average one transition every two clocks.
20. CLK must be toggled a minimum of two times during this period.
21. Based on t<sub>CK</sub> = 10ns for -10E; t<sub>CK</sub> = 7.5ns for -133 and -13E.
22. V<sub>IH</sub> overshoot: V<sub>IH</sub> (MAX) = VDDQ + 2V for a pulse width ≤ 3ns, and the pulse width cannot be greater than one third of the cycle rate. V<sub>IL</sub> undershoot: V<sub>IL</sub> (MIN) = -2V for a pulse width ≤ 3ns.
23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including t<sub>WR</sub>, and PRECHARGE commands). CKE may be used to reduce the data rate.
24. Auto precharge mode only. The precharge timing budget (t<sub>RP</sub>) begins 7.5ns for -10; and 7ns for -8 after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
25. Precharge mode only.
26. JEDEC and PC100 specify three clocks.
27. t<sub>AC</sub> for 33/-13E at CL = 3 with no load is 4.6ns and is guaranteed by design.
28. Parameter guaranteed by design.
29. For -13E, CL = 2 and t<sub>CK</sub> = 7.5ns; for -133, CL = 3 and t<sub>CK</sub> = 7.5ns; for -10E, CL = 2 and t<sub>CK</sub> = 10ns.
30. CKE is HIGH during refresh command period t<sub>RFC</sub> (MIN) else CKE is LOW. The I<sub>DD6</sub> limit is actually a nominal value and does not result in a fail value.
31. Refer to device data sheet for timing waveforms.
32. The value of t<sub>RAS</sub> used in -13E speed grade module SPDs is calculated from t<sub>RC</sub> - t<sub>RP</sub> = 45ns.
33. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
34. This AC timing function will show an extra clock cycle when in registered mode.

**Table 17: Register Timing Requirements and Switching Characteristics**

REGISTER	SYMBOL	PARAMETER	CONDITION	0°C ≤ T <sub>A</sub> ≤ 55°C V <sub>DD</sub> = +3.3V ±0.3V		UNITS
				MIN	MAX	
SSTL bit pattern by JEDEC82-2	f <sub>clock</sub>	Clock Frequency		150	240	MHz
	t <sub>pd1</sub>	Propagation Delay, Single Rank (CK to Output)	50pF to GND and 50 Ohms to V <sub>tt</sub>	1.4	3.5	ns
	t <sub>pd2</sub>	Propagation Delay, DualRank (CK to Output)	30pF to GND and 50Ω to V <sub>TT</sub>	0.7	2.4	ns
	t <sub>w</sub>	Pulse Duration	CK, HIGH or LOW	3.3	-	ns
	t <sub>su</sub>	Setup Time	Data Before CK HIGH	.75	-	ns
	t <sub>h</sub>	Hold Time	Data After CK HIGH	.75	-	ns

**Table 18: PLL Clock Driver Timing Requirements And Switching Characteristics**

PARAMETER	SYMBOL	0°C ≤ T <sub>A</sub> ≤ 55°C V <sub>DD</sub> = +3.3V ±0.3V		UNITS	NOTES
		MIN	MAX		
Operating Clock Frequency	f <sub>CK</sub>	50	140	MHz	
Inupt Duty Cycle	t <sub>DC</sub>	44	55	%	
Cycle to Cycle Jitter	t <sub>JIT<sub>CC</sub></sub>	-75	75	ps	
Static Phase Offeset	t <sub>∅</sub>	-150	150	ps	
SSC Induced Skew	t <sub>SSC</sub>	-	150	ps	1, 2
Output to Output Skew	t <sub>SK<sub>O</sub></sub>	-	150	ps	

**NOTE:**

1. SSC = Spread Spectrum Clock. the use of SSC synthesizers on the system motherboard will reduce EMI.
2. Skew is defined as the total clock skew between any two outputs and is therefore specified as a maximum only.

### SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 7, Data Validity, and Figure 8, Definition of Start and Stop).

### SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

### SPD Stop Condition


All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

### SPD Acknowledge


Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 9, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.


**Figure 7: Data Validity**



**Figure 8: Definition of Start and Stop**



**Figure 9: Acknowledge Response From Receiver**



**Table 19: EEPROM Device Select Code**


Most significant bit (b7) is sent first

SELECT CODE	DEVICE TYPE IDENTIFIER				CHIP ENABLE			$\overline{RW}$
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	$\overline{RW}$
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	$\overline{RW}$

**Table 20: EEPROM Operating Modes**

MODE	$\overline{RW}$ BIT	$\overline{WC}$	BYTES	INITIAL SEQUENCE
Current Address Read	1	V <sub>IH</sub> or V <sub>IL</sub>	1	Start, Device Select, $\overline{RW} = 1$
RandomAddressRead	0	V <sub>IH</sub> or V <sub>IL</sub>	1	Start, Device Select, $\overline{RW} = 0$ , Address
	1	V <sub>IH</sub> or V <sub>IL</sub>		RESTART, Device Select, $\overline{RW} = 1$
Sequential Read	1	V <sub>IH</sub> or V <sub>IL</sub>	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	1	START, Device Select, $\overline{RW} = 0$
Page Write	0	V <sub>IL</sub>	≤ 16	START, Device Select, $\overline{RW} = 0$

**Figure 10: SPD EEPROM**



**Table 21: Serial Presence-Detect EEPROM DC Operating Conditions**

All voltages referenced to VSS; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	VDD	3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	V <sub>IH</sub>	VDD x 0.7	VDD + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	V <sub>IL</sub>	-1	VDD x 0.3	V
OUTPUT LOW VOLTAGE: I <sub>OUT</sub> = 3mA	V <sub>OL</sub>	-	0.4	V
INPUT LEAKAGE CURRENT: V <sub>IN</sub> = GND to VDD	I <sub>LI</sub>	-	10	μA
OUTPUT LEAKAGE CURRENT: V <sub>OUT</sub> = GND to VDD	I <sub>LO</sub>	-	10	μA
STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = VDD or VSS	I <sub>SB</sub>	-	30	μA
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	I <sub>DD</sub>	-	2	mA

**Table 22: Serial Presence-Detect EEPROM AC Operating Conditions**

All voltages referenced to VSS; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	t <sub>AA</sub>	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	t <sub>BUF</sub>	1.3		μs	
Data-out hold time	t <sub>DH</sub>	200		ns	
SDA and SCL fall time	t <sub>F</sub>		300	ns	2
Data-in hold time	t <sub>HD:DAT</sub>	0		μs	
Start condition hold time	t <sub>HD:STA</sub>	0.6		μs	
Clock HIGH period	t <sub>HIGH</sub>	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	t <sub>I</sub>		50	ns	
Clock LOW period	t <sub>LOW</sub>	1.3		μs	
SDA and SCL rise time	t <sub>R</sub>		0.3	μs	2
SCL clock frequency	f <sub>SCL</sub>		400	KHz	
Data-in setup time	t <sub>SU:DAT</sub>	100		ns	
Start condition setup time	t <sub>SU:STA</sub>	0.6		μs	3
Stop condition setup time	t <sub>SU:STO</sub>	0.6		μs	
WRITE cycle time	t <sub>WRC</sub>		10	ms	4

NOTE:

1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
2. This parameter is sampled.
3. For a reSTART condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (t<sub>WRC</sub>) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



**Table 23: Serial-Presence Detect Matrix**

“1”/“0”: Serial Data, “driven to HIGH”/“driven to LOW”

BYTE	DESCRIPTION	ENTRY (VERSION)	MT9LSDT872	MT9LSDT1672	MT9LSDT3272
0	Number of Bytes Used by Micron	128	80	80	80
1	Total Number of SPD Memory Bytes	256	08	08	08
2	Memory Type	SDRAM	04	04	04
3	Number of Row Addresses	12 or 13	0C	0C	0D
4	Number of Column Addresses	9 or 10	09	0A	0A
5	Number of Banks	1	01	01	01
6	Module Data Width	72	48	48	48
7	Module Data Width (Continued)	0	00	00	00
8	Module Voltage Interface Levels	LVTTL	01	01	01
9	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 3)	7ns (-13E) 7.5ns (-133) 8ns (-10E)	70 75 80	70 75 80	70 75 80
10	SDRAM Access from Clock, <sup>t</sup> AC (CAS Latency = 3)	5.4ns (-13E/-133) 6ns (-10E)	54 60	54 60	54 60
11	Module Configuration Type	ECC	02	02	02
12	Refresh Rate/type	15.6μs or 7.8/SELF	80	80	82
13	SDRAM Width (Primary DRAM)	8	08	08	08
14	Error-checking SDRAM Data Width	8	08	08	08
15	Min. Clock Delay from Back-to-Back Random Column Addresses, <sup>t</sup> CCD	1	01	01	01
16	Burst Lengths Supported	1,2,4,8,PAGE	8F	8F	8F
17	Number of Banks on SDRAM Device	4	04	04	04
18	CAS Latencies Supported	2,3	06	06	06
19	CS Latency	0	01	01	01
20	WE Latency	0	01	01	01
21	SDRAM Module Attributes	-13E/-133/-10E	1F	1F	1F
22	SDRAM Device Attributes: General	0E	0E	0E	0E
23	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 2)	7.5ns (-13E) 10ns (-133/-10E)	75 A0	75 A0	75 A0
24	SDRAM Access from Clock, <sup>t</sup> AC (CAS Latency = 2)	5.4ns (-13E) 6ns (-133/-10E)	54 60	54 60	54 60
25	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 1)	–	00	00	00
26	SDRAM Access from Clock, <sup>t</sup> AC (CAS Latency = 1)	–	00	00	00
27	Minimum Row Precharge Time, <sup>t</sup> RP	15ns (-13E) 20ns (-133/-10E) 14ns (-13E)	0F 14 14	0F 14 14	0F 14 14
28	Minimum Row Active to Row Active, <sup>t</sup> RRD	14ns (-13E) 15ns (-133) 20ns (-10E)	0E 0F 14	0E 0F 14	0E 0F 14
29	Minimum RAS# to CAS# Delay, <sup>t</sup> RCD	15ns (-13E) 20ns (-133/-10E)	0F 14	0F 14	0F 14

**Table 23: Serial-Presence Detect Matrix (Continued)**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT9LSDT872	MT9LSDT1672	MT9LSDT3272
30	Minimum RAS# Pulse Width, <sup>t</sup> RAS	37ns (-13E) 44ns (-133) 50ns (-10E)	2D 2C 32	2D 2C 32	2D 2C 32
31	Module Rank Density	64MB/128MB/ 256MB	10	20	40
32	Command and Address Setup Time, <sup>t</sup> AS, <sup>t</sup> CMS	1.5ns (-13E/-133) 2ns (-10E)	15 20	15 20	15 20
33	Command and Address Hold Time, <sup>t</sup> AH, <sup>t</sup> CMH	0.8ns (-13E/-133) 1ns (-10E)	08 10	08 10	08 10
34	Data Signal Input Setup Time, <sup>t</sup> DS	1.5ns (-13E/-133) 2ns (-10E)	15 20	15 20	15 20
35	Data Signal Input Hold Time, <sup>t</sup> DH	0.8ns (-13E/-133) 1ns (-10E)	08 10	08 10	08 10
36–40	Reserved		00	00	00
41	Device Minimum Active/Auto-Refresh Time, <sup>t</sup> RC	66ns (-13E) 71ns (-133) 66ns (-10E)	3C 42 46	3C 42 46	3C 42 46
42–61	Reserved		00	00	00
62	SPD Revision	REV. 2.0	02	02	02
63	Checksum for Bytes 0-62	-13E -133 -10E	B4 00 4C	C5 11 5D	E8 34 80
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C	2C
65-71	Manufacturer's JEDEC ID Code (Continued)		FF	FF	FF
72	Manufacturing Location	01–12	01–0C	01–0C	01–0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data	Variable Data
91	PCB Identification Code	1–9	01–09	01–09	01–09
92	Identification Code (Cont.)	0	00	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data	Variable Data
94	Week of Manufacture in BCD		Variable Data	Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data	Variable Data
99-125	Manufacturer-Specific Data (RSVD)		–	–	–
126	System Frequency	100 MHz (-13E/-133/-10E)	64	64	64
127	SDRAM Component and Clock Detail		8F	8F	8F



