

MOS INTEGRATED CIRCUIT $\mu PD4632312A-X$

32M-BIT CMOS MOBILE SPECIFIED RAM 2M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION

Description

The μ PD4632312A-X is a high speed, low power, 33,554,432 bits (2,097,152 words by 16 bits) CMOS Mobile Specified RAM featuring Low Power Static RAM compatible function and pin configuration.

The µPD4632312A-X is fabricated with advanced CMOS technology using one-transistor memory cell.

Features

• 2,097,152 words by 16 bits organization

• Fast access time: 60, 65, 75, 85 ns (MAX.)

• Fast page access time: 18, 25, 30 ns (MAX.)

Byte data control: /LB (I/O0 to I/O7), /UB (I/O8 to I/O15)

• Low voltage operation: 2.7 to 3.1 V (-B60X, -B65X)

2.7 to 3.1 V (Chip), 1.65 to 2.1 V (I/O) (-BE75X, -BE85X)

• Operating ambient temperature: T_A = −25 to +85 °C

• Output Enable input for easy application

• Chip Enable input: /CS pin

• Standby Mode input: MODE pin

• Standby Mode1: Normal standby (Memory cell data hold valid)

• Standby Mode2: Density of memory cell data hold is variable

μPD4632312A	Access	Operating supply		Operating	Supply current					
	time	voltage		ambient	At operating	At standby μ A (MAX.)				
	ns (MAX.)	١	V		mA (MAX.)		Density of data hold			
		Chip	I/O	°C		32M bits	16M bits	8M bits	4M bits	0M bit
-B60X Note, -B65X Note	60, 65	2.7 to 3.1	_	-25 to +85	50	100	70	60	50	30
-BE75X Note, -BE85X Note	75, 85	2.7 to 3.1	1.65 to 2.1		45					

Note Under development

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with NEC Electronics sales representative for availability and additional information.



★ Ordering Information

 $\mu \mathrm{PD4632312A\text{-}X}$ is mainly shipping by wafer.

Please consult with our sales offices for package samples and ordering information.

Pin Configuration

The following are pin configurations of package sample.

/xxx indicates active low signal.

48-pin TAPE FBGA (8 x 6)

[-B60X] [-B65X]

Top View Bottom View Α 00000 В 000000 С 00000 D 00000 Ε 00000 F 00000 G 00000 Н 00000 2 3 4 6 5 3 2 1 5

	1	2	3	4	5	6
Α	/LB	/OE	A0	A1	A2	MODE
В	I/O8	/UB	A3	A4	/CS	1/00
С	I/O9	I/O10	A5	A6	I/O1	I/O2
D	GND	I/O11	A17	A7	I/O3	Vcc
Е	Vcc	I/O12	NC	A16	I/O4	GND
F	I/O14	I/O13	A14	A15	I/O5	I/O6
G	I/O15	A19	A12	A13	/WE	1/07
Н	A18	A8	A9	A10	A11	A20

	6	5	4	3	2	1
Α	MODE	A2	A1	A0	/OE	/LB
В	I/O0	/CS	A4	A3	/UB	I/O8
С	I/O2	I/O1	A6	A5	I/O10	I/O9
D	Vcc	I/O3	A7	A17	I/O11	GND
Е	GND	I/O4	A16	NC	I/O12	Vcc
F	I/O6	I/O5	A15	A14	I/O13	I/O14
G	1/07	/WE	A13	A12	A19	I/O15
Н	A20	A11	A10	A9	A8	A18

/OE A0 to A20 : Address inputs : Output enable I/O0 to I/O15 : Data inputs / outputs /LB, /UB : Byte data select /CS : Chip select : Power supply Vcc MODE : Standby mode GND : Ground /WE : Write enable NC Note : No connection

Note Some signals can be applied because this pin is not internally connected.


Remark Refer to Package Drawing for the index mark.

48-pin TAPE FBGA (8 x 6)

[-BE75X] [-BE85X]

Top View

Bottom View



1 2 3 4 5 6

6 5 4 3 2 1

	1	2	3	4	5	6
Α	/LB	/OE	A0	A1	A2	MODE
В	I/O8	/UB	A3	A4	/CS	1/00
С	I/O9	I/O10	A5	A6	I/O1	I/O2
D	GND	I/O11	A17	A7	I/O3	Vcc
Е	VccQ	I/O12	NC	A16	1/04	GND
F	I/O14	I/O13	A14	A15	I/O5	1/06
G	I/O15	A19	A12	A13	/WE	1/07
Н	A18	A8	A9	A10	A11	A20

	6	5	4	3	2	1
Α	MODE	A2	A1	A0	/OE	/LB
В	I/O0	/CS	A4	A3	/UB	I/O8
С	I/O2	I/O1	A6	A5	I/O10	I/O9
D	Vcc	I/O3	A7	A17	I/O11	GND
Ε	GND	I/O4	A16	NC	I/O12	VccQ
F	I/O6	I/O5	A15	A14	I/O13	I/O14
G	1/07	/WE	A13	A12	A19	I/O15
Н	A20	A11	A10	A9	A8	A18

A0 to A20 : Address inputs /OE : Output enable

I/O0 to I/O15 : Data inputs / outputs /LB, /UB : Byte data select

/CS : Chip Select Vcc : Power supply

MODE : Standby mode VccQ : Input / Output power supply

/WE : Write enable GND : Ground


NC Note : No connection

Note Some signals can be applied because this pin is not internally connected.

Remark Refer to Package Drawing for the index mark.



Block Diagram



 $\textbf{Remark}\ \ \mathsf{Vcc} Q$ is the input / output power supply for -BE75X and -BE85X.

Truth Table

/CS	MODE	/OE	/WE	/LB	/UB	Mode	I/	I/O	
							I/O0 to I/O7	I/O8 to I/O15	current
Н	Н	×	×	×	×	Not selected (Standby Mode 1)	High-Z	High-Z	I _{SB1}
×	Н	×	×	Н	Н	Not selected (Standby Mode 1)	High-Z	High-Z	
×	L	×	×	×	×	Not selected (Standby Mode 2) Note	High-Z	High-Z	I _{SB2}
L	Н	Н	Н	×	×	Output disable	High-Z	High-Z	Icca
		L	Н	L	L	Word read	D оит	D оит	
				L	Н	Lower byte read	D оит	High-Z	
				Н	Ш	Upper byte read	High-Z	D оит	
		Н	L	L	L	Word write	Din	Dın	
				L	Н	Lower byte write	Din	High-Z	
				Н	L	Upper byte write	High-Z	Dın	

Note MODE pin must be fixed to high level except Standby Mode 2. (refer to 2.3 Standby Mode Status Transition).

Remark ×: VIH or VIL, H: VIH, L: VIL

CONTENTS

1. Initialization	δ
2. Partial Refresh	g
2.1 Standby Mode	9
2.2 Density Switching	9
2.3 Standby Mode Status Transition	9
2.4 Addresses for Which Partial Refresh Is Supported	10
3. Page Read Operation	11
3.1 Features of Page Read Operation	11
3.2 Page Length	11
3.3 Page-Corresponding Addresses	11
3.4 Page Start Address	11
3.5 Page Direction	11
3.6 Interrupt during Page Read Operation	11
3.7 When page read is not used	11
4. Mode Register Settings	12
4.1 Mode Register Setting Method	12
4.2 Cautions for Setting Mode Register	13
5. Electrical Specifications	14
6. Timing Charts	19
7. Package Drawing	29
8. Recommended Soldering Conditions	30
9 Revision History	31


1. Initialization

Initialize the μ PD4632312A-X at power application using the following sequence to stabilize internal circuits.

- (1) Following power application, make MODE high level after fixing MODE to low level for the period of tvhmh. Make /CS high level before making MODE high level.
- (2) /CS and MODE are fixed to high level for the period of tMHCL.

Normal operation is possible after the completion of initialization.

Figure 1-1. Initialization Timing Chart



Cautions 1. Make MODE low level when starting the power supply.

2. tvhmh is specified from when the power supply voltage reaches the prescribed minimum value (Vcc (MIN.)).

Initialization Timing

Parameter	Symbol	MIN.	MAX.	Unit
Power application to MODE low level hold	t∨нмн	50		μs
/CS high level to MODE high level	tснмн	0		ns
Following power application MODE high level hold to /CS low level	t мнсL	200		μs

2. Partial Refresh

2.1 Standby Mode

In addition to the regular standby mode (Standby Mode 1) with a 32M bits density, Standby Mode 2, which performs partial refresh, is also provided.

2.2 Density Switching

In Standby Mode 2, the densities that can be selected for performing refresh are 16M bits, 8M bits, 4M bits, and 0M bit. The density for performing refresh can be set with the mode register. Once the refresh density has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application. (For how to perform mode register settings, refer to section **4. Mode Register Settings**.)

2.3 Standby Mode Status Transition

In Standby Mode 1, MODE and /CS are high level, or MODE, /LB and /UB are high level. In Standby Mode 2, MODE is low level. In Standby Mode 2, if 0M bit is set as the density, it is necessary to perform initialization the same way as after applying power, in order to return to normal operation from Standby Mode 2. When the density has been set to 16M bits, 8M bits, or 4M bits in Standby Mode 2, it is not necessary to perform initialization to return to normal operation from Standby Mode 2.

For the timing charts, refer to Figure 6-14. Standby Mode 2 (data hold: 16M bits / 8M bits / 4M bits) Entry / Exit Timing Chart, Figure 6-15. Standby Mode 2 (data not held) Entry / Exit Timing Chart.




Figure 2-1. Standby Mode State Machine

2.4 Addresses for Which Partial Refresh Is Supported

Data hold density	Correspondence address
16M bits	000000H to 0FFFFH
8M bits	000000H to 07FFFFH
4M bits	000000H to 03FFFFH



3. Page Read Operation

3.1 Features of Page Read Operation

Features	8 Words Mode
Page length	8 words
Page read-corresponding addresses	A2, A1, A0
Page read start address	Don't care
Page direction	Don't care
Interrupt during page read operation	Enabled ^{Note}

Note An interrupt is output when /CS = H or in case A3 or a higher address changes.

3.2 Page Length

8 words is supported as the page lengths.

3.3 Page-Corresponding Addresses

The page read-enabled addresses are A2, A1, and A0. Fix addresses other than A2, A1, and A0 during page read operation.

3.4 Page Start Address

Since random page read is supported, any address (A2, A1, A0) can be used as the page read start address.

3.5 Page Direction

Since random page read is possible, there is not restriction on the page direction.

3.6 Interrupt during Page Read Operation

When generating an interrupt during page read, either make /CS high level or change A3 and higher addresses.

3.7 When page read is not used

Since random page read is supported, even when not using page read, random access is possible as usual.

4. Mode Register Settings

The partial refresh density can be set using the mode register. Since the initial value of the mode register at power application is undefined, be sure to set the mode register after initialization at power application. When setting the density of partial refresh, data before entering the partial refresh mode is not guaranteed. (This is the same for re-setup.) However, since partial refresh mode is not entered unless MODE = L when partial refresh is not used, it is not necessary to set the mode register. Moreover, when using page read without using partial refresh, it is not necessary to set the mode register.

4.1 Mode Register Setting Method

The mode register setting mode can be entered by successively writing two specific data after two continuous reads of the highest address (1FFFFFH). The mode register setting is a continuous four-cycle operation (two read cycles and two write cycles).

Commands are written to the command register. The command register is used to latch the addresses and data required for executing commands, and it does not have an exclusive memory area.

For the timing chart and flow chart, refer to Figure 6-12. Mode Register Setting Timing Chart, Figure 6-13. Mode Register Setting Flow Chart.

Table 4-1. shows the commands and command sequences.

Command sequence 1st bus cycle 2nd bus cycle 3rd bus cycle 4th bus cycle (Read cycle) (Read cycle) (Write cycle) (Write cycle) Partial refresh density Address Data Address Data Address Data Address Data 1FFFFFH 1FFFFFH 1FFFFFH 16M bits 1FFFFFH 00H 04H 8M bits 1FFFFFH 1FFFFFH 1FFFFFH 00H 1FFFFFH 05H 4M bits 1FFFFFH 1FFFFFH 1FFFFFH 1FFFFFH 00H 06H 0M bit 1FFFFFH 1FFFFFH 1FFFFFH 00H 1FFFFFH 07H

Table 4-1. Command sequence

4th bus cycle (Write cycle)

I/O	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mode Register setting	0	0	0	0	0	0	0	0	0	0	0	0	0	PL	Р	D

8 words

	I/O1	I/O0	Density
Partial refresh	0	0	16M bits
density	0	1	8M bits
	1	0	4M bits
	1	1	0M bit

Page length

4.2 Cautions for Setting Mode Register

Since, for the mode register setting, the internal counter status is judged by toggling /CS and /OE, toggle /CS at every cycle during entry (read cycle twice, write cycle twice), and toggle /OE like /CS at the first and second read cycles.

If incorrect addresses or data are written, or if addresses or data are written in the incorrect order, the setting of the mode register are not performed correctly.

When the highest address (1FFFFH) is read consecutively three or more times, the mode register setting entries are cancelled.

Once the refresh density has been set in the mode register, these settings are retained until they are set again, while applying the power supply. However, the mode register setting will become undefined if the power is turned off, so set the mode register again after power application.

For the timing chart and flow chart, refer to Figure 6-12. Mode Register Setting Timing Chart, Figure 6-13. Mode Register Setting Flow Chart.



5. Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating		
			-B60X, -B65X	-BE75X, -BE85X	
Supply voltage	Vcc		-0.5 Note to +4.0	-0.5 Note to +4.0	V
Input / Output supply voltage	VccQ		_	-0.5 Note to +4.0	٧
Input / Output voltage	VT		-0.5 Note to Vcc + 0.4 (4.0 V MAX.)	-0.5^{Note} to VccQ + 0.4 (4.0 V MAX.)	V
Operating ambient temperature	TA		–25 to +85	–25 to +85	°C
Storage temperature	Tstg		-55 to +125	-55 to +125	°C

Note -1.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	-B60X,	-B65X	-BE75X,	Unit	
			MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.7	3.1	2.7	3.1	V
Input / Output supply voltage	VccQ		_	_	1.65	2.1	V
High level input voltage	VIH		0.8Vcc	Vcc+0.3	0.8VccQ	VccQ+0.3	V
Low level input voltage	VIL		-0.3 Note	0.2Vcc	-0.3 Note	0.2VccQ	V
Operating ambient temperature	TA		– 25	+85	– 25	+85	°C

Note -0.5 V (MIN.) (Pulse width: 30 ns)

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	V _{IN} = 0 V			8	pF
Input / Output capacitance	C _{I/O}	V _{I/O} = 0 V			10	pF

Remarks 1. VIN: Input voltage, VI/O: Input / Output voltage

2. These parameters are not 100% tested.



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Parameter	Symbol	Test condition	Density of	-	B60X, -B65	x	Unit
			data hold	MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	μΑ
I/O leakage current	ILO	V _{I/O} = 0 V to V _{CC} , /CS = V _{IH} or		-1.0		+1.0	μΑ
		/WE = V _{IL} or /OE = V _{IH}					
Operating supply current	Icca	/CS = V _{IL} , Minimum cycle time, I _{I/O} = 0 mA				50	mA
Standby supply current	I _{SB1}	/CS ≥ Vcc - 0.2 V, MODE ≥ Vcc - 0.2 V	32M bits			100	μΑ
	I _{SB2}	/CS ≥ Vcc - 0.2 V, MODE ≤ 0.2 V	16M bits			70	
			8M bits			60	
			4M bits			50	
			0M bit			30	
High level output voltage	Vон	Iон = -0.5 mA		0.8Vcc			٧
Low level output voltage	Vol	IoL = 1 mA				0.2Vcc	V

Remark VIN: Input voltage, VI/O: Input / Output voltage

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Parameter	Symbol	Test condition	Density of	-В	E75X, -BE8	5X	Unit
			data hold	MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC} Q		-1.0		+1.0	μΑ
I/O leakage current	ILO	V _{I/O} = 0 V to V _{CC} Q, /CS = V _{IH} or		-1.0		+1.0	μΑ
		/WE = V _{IL} or /OE = V _{IH}					
Operating supply current	Icca	/CS = V _{IL} , Minimum cycle time, I _{VO} = 0 mA				45	mA
Standby supply current	I _{SB1}	$/CS \ge V ccQ - 0.2 \text{ V}, \text{ MODE } \ge V ccQ - 0.2 \text{ V}$	32M bits			100	μΑ
	I _{SB2}	/CS ≥ VccQ - 0.2 V, MODE ≤ 0.2 V	16M bits			70	
			8M bits			60	
			4M bits			50	
			0M bit			30	
High level output voltage	Vон	Iон = -0.5 mA		0.8VccQ			٧
Low level output voltage	Vol	IoL = 1 mA				0.2VccQ	٧


Remark VIN: Input voltage, VI/O: Input / Output voltage

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[-B60X, -B65X]

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform




[-BE75X, -BE85X]

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform



Output Load

AC characteristics directed with the note should be measured with the output load shown in Figure 5-1, Figure 5-2.



Remark CL includes capacitance of the probe and jig, and stray capacitance.




Read Cycle

Parameter	Symbol	-B6	30X	-B(65X	-BE	75X	-BE	85X	Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	65		65		75		85		ns	1
Address access time	taa		60		65		75		85	ns	
/CS access time	tacs		63		65		75		85	ns	
/OE to output valid	toe		45		45		50		55	ns	
/LB, /UB to output valid	t BA		63		65		75		85	ns	
Output hold from address change	tон	5		5		5		5		ns	
Page read cycle time	t PRC	18		18		25		30		ns	
Page access time	t PAA		18		18		25		30	ns	
/CS to output in low impedance	tclz	10		10		10		10		ns	2
/OE to output in low impedance	tolz	5		5		5		5		ns	
/LB, /UB to output in low impedance	t BLZ	5		5		5		5		ns	
/CS to output in high impedance	tснz		25		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25		25	ns	
/LB, /UB to output in high impedance	t BHZ		25		25		25		25	ns	
Address set to /OE low level	taso	0		0		0		0		ns	
/OE high level to address hold	tонан	- 5		– 5		– 5		– 5		ns	
/CS high level to address hold	t CHAH	0		0		0		0		ns	3
/LB, /UB high level to address hold	t BHAH	0		0		0		0		ns	3, 4
/CS low level to /OE low level	tclol	0	10,000	0	10,000	0	10,000	0	10,000	ns	5
/OE low level to /CS high level	t olch	45		45		50		55		ns	
/CS high level pulse width	t cp	10		10		10		10		ns	
/LB, /UB high level pulse width	t BP	10		10		10		10		ns	
/OE high level pulse width	top	2	10,000	2	10,000	2	10,000	2	10,000	ns	5

Notes 1. Output load: 30 pF

2. Output load: 5 pF

3. When taso \geq | tchah |, | tbhah |, tchah and tbhah (MIN.) are -15 ns.




- **4.** tbhah is specified from when both /LB and /UB become high level.
- 5. tclol and top (MAX.) are applied while /CS is being hold at low level.



Write Cycle

Parameter	Symbol	-B6	30X	-B6	65X	-BE	75X	-BE	85X	Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	65		65		75		85		ns	
/CS to end of write	tcw	55		55		60		70		ns	
Address valid to end of write	taw	55		55		60		70		ns	
/LB, /UB to end of write	tвw	55		55		60		70		ns	
Write pulse width	twp	50		50		55		60		ns	
Write recovery time	twr	0		0		0		0		ns	
/CS pulse width	t CP	10		10		10		10		ns	
/LB, /UB high level pulse width	t BP	10		10		10		10		ns	
/WE high level pulse width	twnp	10		10		10		10		ns	
Address setup time	tas	0		0		0		0		ns	
/OE high level to address hold	tонан	-5		– 5		– 5		– 5		ns	
/CS high level to address hold	t CHAH	0		0		0		0		ns	1
/LB, /UB high level to address hold	t внан	0		0		0		0		ns	1, 2
Data valid to end of write	tow	30		30		35		35		ns	
Data hold time	tон	0		0		0		0		ns	
/OE high level to /WE set	toes	0	10,000	0	10,000	0	10,000	0	10,000	ns	3
/WE high level to /OE set	t oeh	10	10,000	10	10,000	10	10,000	10	10,000	ns	

Notes 1. When $tas \ge |$ tchah |, | tbhah | and $tcp \ge 18$ ns, tchah and tbhah (MIN.) are -15 ns.



- 2. tbhah is specified from when both /LB and /UB become high level.
- 3. toes and toeh (MAX.) are applied while /CS is being hold at low level.

High-Z

Data Out Q2



6. Timing Charts

I/O (Output)

Address (Input)

A1

A2

A3

/CS (Input)

/OE (Input)

L

/LB, /UB (Input)

L

Figure 6-1. Read Cycle Timing Chart 1 (/CS Controlled)

Remark In read cycle, MODE and /WE should be fixed to high level.




Figure 6-2. Read Cycle Timing Chart 2 (/OE Controlled)

Data Out Q1

High-Z

Remark In read cycle, MODE and /WE should be fixed to high level.

Address (Input) A2 Α1 АЗ **t**CHAH taa tacs tонан L tBHAH_ **t**BHAH /CS (Input) tснz tclz toнz taso tонан tclol /OE (Input) tolz /LB, /UB (Input) High-Z High-Z I/O (Output) Data Out Q1 Data Out Q2

Figure 6-3. Read Cycle Timing Chart 3 (/CS, /OE Controlled)

Remark In read cycle, MODE and /WE should be fixed to high level.




Figure 6-4. Read Cycle Timing Chart 4 (Address Controlled)

Remark In read cycle, MODE and /WE should be fixed to high level.

trc tRC Address (Input) A2 АЗ Α1 /CS (Input) /OE (Input) **t**BHAH **t**bhah /LB, /UB (Input) tва High-Z Data Out Q1 Data Out Q2 I/O (Output)

Figure 6-5. Read Cycle Timing Chart 5 (/LB, /UB Controlled)

Remark In read cycle, MODE and /WE should be fixed to high level.




Figure 6-6. Page Read Cycle Timing Chart

Remarks 1. In read cycle, MODE and /WE should be fixed to high level.

2. /LB and /UB are low level.




Figure 6-7. Write Cycle Timing Chart 1 (/CS Controlled)

- Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. In write cycle, MODE and /OE should be fixed to high level.




Figure 6-8. Write Cycle Timing Chart 2 (/WE Controlled)

- Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. In write cycle, MODE and /OE should be fixed to high level.




Figure 6-9. Write Cycle Timing Chart 3 (/WE Controlled)

- Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. In write cycle, MODE and /OE should be fixed to high level.




Figure 6-10. Write Cycle Timing Chart 4 (/LB, /UB Controlled)

- Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. In write cycle, MODE and /OE should be fixed to high level.




Figure 6-11. Write Cycle Timing Chart 5 (/LB, /UB Independent Controlled)

- Cautions 1. During address transition, at least one of pins /CS and /WE, or both of /LB and /UB pins should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. In write cycle, MODE and /OE should be fixed to high level.





Figure 6-12. Mode Register Setting Timing Chart





Note xxH = 04H, 05H, 06H, 07H

/CS (Input)

MODE (Input)

Standby mode 2


(Data hold: 16M bits / 8M bits / 4M bits)

Figure 6-14. Standby Mode 2 (data hold: 16M bits / 8M bits / 4M bits) Entry / Exit Timing Chart



Standby

mode 1



Standby Mode 2 Entry / Exit Timing

g					
Parameter	Symbol	MIN.	MAX.	Unit	Note
Standby mode 2 entry	t CHML	0		ns	
/CS high level to MODE low level					
Standby mode 2 exit to normal operation	t _{MHCL1}	30		ns	1
MODE high level to /CS low level					
Standby mode 2 exit to normal operation	t _{MHCL2}	200		μs	2
MODE high level to /CS low level					

Notes 1. This is the time it takes to return to normal operation from Standby Mode 2 (data hold: 16M bits / 8M bits / 4M bits)


2. This is the time it takes to return to normal operation from Standby Mode 2 (data not held).




7. Package Drawing

The following is a package drawing of package sample.

48-PIN TAPE FBGA (8x6)





ITEM	MILLIMETERS
D	6.0±0.1
Е	8.0±0.1
w	0.2
е	0.75
Α	0.94±0.10
A1	0.24±0.05
A2	0.70
b	0.40±0.05
Х	0.08
У	0.1
y1	0.2
ZD	1.125
ZE	1.375
	D49E0-75-BC2

P48F9-75-BC2

8. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD4632312A-X package sample.

Type of Surface Mount Device

 μ PD4632312AF9-BC2: 48-pin TAPE FBGA (8 x 6)



9. Revision History

Edition/	Page		Page		Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition $ ightarrow$ This edition)				
	edition	edition							
6th edition/	Throughout	Throughout	Modification	Part number	The part numbers have been uncarried.				
Nov. 2005				-	"Note" has been added to -B65X.				

[MEMO]

*μ*PD4632312A-X



[MEMO]

[MEMO]



NOTES FOR CMOS DEVICES —

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of November, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).