

ADG511/ADG512/ADG513
FEATURES

- +3 V, +5 V or ± 5 V Power Supplies
- Ultralow Power Dissipation ($<0.5 \mu\text{W}$)
- Low Leakage ($<100 \text{ pA}$)
- Low On Resistance ($<50 \Omega$)
- Fast Switching Times
- Low Charge Injection
- TTL/CMOS Compatible
- 16-Pin DIP or SOIC Package

APPLICATIONS

- Battery Powered Instruments
- Single Supply Systems
- Remote Powered Equipment
- +5 V Supply Systems
- Computer Peripherals such as Disk Drives
- Precision Instrumentation
- Audio and Video Switching
- Automatic Test Equipment
- Precision Data Acquisition
- Sample Hold Systems
- Communication Systems
- Compatible with ± 5 V Supply DACs and ADCs such as AD7840/8, AD7870/1/2/4/5/6/8

GENERAL DESCRIPTION


The ADG511, ADG512 and ADG513 are monolithic CMOS ICs containing four independently selectable analog switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching.

These switch arrays are fabricated using Analog Devices' advanced linear compatible CMOS (LC²MOS) process which offers the additional benefits of low leakage currents, ultralow power dissipation and low capacitance for fast switching speeds with minimum charge injection. These features make the ADG511, ADG512 and ADG513 the optimum choice for a wide variety of signal switching tasks in precision analog signal processing and data acquisition systems.

The ability to operate from single +3 V, +5 V or ± 5 V bipolar supplies make the ADG511, ADG512 and ADG513 perfect for use in battery-operated instruments, 4–20 mA loop systems and with the new generation of DACs and ADCs from Analog Devices. The use of 5 V supplies and reduced operating currents give much lower power dissipation than devices operating from ± 15 V supplies.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


SWITCHES SHOWN FOR A LOGIC "1" INPUT

The ADG511, ADG512 and ADG513 contain four independent SPST switches. The ADG511 and ADG512 differ only in that the digital control logic is inverted. The ADG511 switch is turned on with a logic low on the appropriate control input, while a logic high is required for the ADG512. The ADG513 contains two switches whose digital control logic is similar to that of the ADG511 while the logic is inverted in the remaining two switches.

PRODUCT HIGHLIGHTS

1. +5 Volt Single Supply Operation
The ADG511/ADG512/ADG513 offers high performance, including low on resistance and wide signal range, fully specified and guaranteed with +3 V, ± 5 V as well as +5 V supply rails.
2. Ultralow Power Dissipation
CMOS construction ensures ultralow power dissipation.
3. Low R_{ON}
4. Break-Before-Make Switching
Switches are guaranteed to have break-before-make operation. This allows multiple outputs to be tied together for multiplexer applications without the possibility of momentary shorting between channels.

ADG511/ADG512/ADG513—SPECIFICATIONS¹

Dual Supply ($V_{DD} = +5\text{ V} \pm 10\%$, $V_{SS} = -5\text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted)

Parameter	B Versions -40°C to +25°C		T Versions -55°C to +25°C		Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range R_{ON}	30 50		V_{DD} to V_{SS} 30 50		V Ω typ Ω max	$V_D = \pm 3.5\text{ V}$, $I_S = -10\text{ mA}$; $V_{DD} = +4.5\text{ V}$, $V_{SS} = -4.5\text{ V}$
LEAKAGE CURRENTS						
Source OFF Leakage I_S (OFF)	± 0.025		± 0.025		nA typ	$V_{DD} = +5.5\text{ V}$, $V_{SS} = -5.5\text{ V}$
Drain OFF Leakage I_D (OFF)	± 0.1	± 2.5	± 0.1	± 2.5	nA max	$V_D = \pm 4.5\text{ V}$, $V_S = \mp 4.5\text{ V}$; Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	± 0.025		± 0.025		nA typ	$V_D = \pm 4.5\text{ V}$, $V_S = \mp 4.5\text{ V}$; Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	± 0.1		± 0.1		nA max	$V_D = V_S = \pm 4.5\text{ V}$; Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V_{INH}	2.4		2.4		V min	
Input Low Voltage, V_{INL}	0.8		0.8		V max	
Input Current I_{INL} or I_{INH}	0.005	± 0.1	0.005	± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS ²						
t_{ON}	200		200		ns typ	
		375		375	ns max	$R_L = 300\Omega$, $C_L = 35\text{ pF}$; $V_S = \pm 3\text{ V}$; Test Circuit 4
t_{OFF}	120		120		ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$;
		150		150	ns max	$V_S = \pm 3\text{ V}$; Test Circuit 4
Break-Before-Make Time	100		100		ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$;
Delay, t_D (ADG513 Only)					pC typ	$V_{S1} = V_{S2} = +3\text{ V}$; Test Circuit 5
Charge Injection	11		11		pC typ	$V_S = 0\text{ V}$, $R_S = 0\Omega$, $C_L = 10\text{ nF}$; Test Circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; Test Circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; Test Circuit 8
C_S (OFF)	9		9		pF typ	$f = 1\text{ MHz}$
C_D (OFF)	9		9		pF typ	$f = 1\text{ MHz}$
C_D , C_S (ON)	35		35		pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS						
V_{DD}	+4.5/5.5		+4.5/5.5		V min/max	
V_{SS}	-4.5/-5.5		-4.5/-5.5		V min/max	
I_{DD}	0.0001		0.0001		μA typ	$V_{DD} = +5.5\text{ V}$, $V_{SS} = -5.5\text{ V}$
I_{SS}		1		1	μA max	Digital Inputs = 0 V or 5 V
	0.0001		0.0001		μA typ	
		1		1	μA max	

NOTES

¹Temperature ranges are as follows: B Versions -40°C to +85°C; T Versions -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply ($V_{DD} = +5 V \pm 10\%$, $V_{SS} = 0 V$, $GND = 0 V$, unless otherwise noted)

Parameter	B Versions -40°C to +85°C		T Versions -55°C to +125°C		Units	Test Conditions/Comments
	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C		
ANALOG SWITCH						
Analog Signal Range		0 V to V_{DD}		0 V to V_{DD}		
R_{ON}	45	75	45	75	Ω typ Ω max	$V_D = +3.5 V$, $I_S = -10 \mu A$; $V_{DD} = +4.5 V$
LEAKAGE CURRENTS						
Source OFF Leakage I_S (OFF)	± 0.025		± 0.025		nA typ	$V_{DD} = +5.5 V$
	± 0.1	± 2.5	± 0.1	± 2.5	nA max	$V_D = 4.5 \Delta V$, $V_S = 1/4.5 V$;
Drain OFF Leakage I_D (OFF)	± 0.025		± 0.025		nA typ	Test C circuit 2
	± 0.1	± 2.5	± 0.1	± 2.5	nA max	$V_D = 4.5 \Delta V$, $V_S = 1/4.5 V$;
Channel ON Leakage I_D , I_S (ON)	± 0.05		± 0.05		nA typ	Test C circuit 2
	± 0.2	± 5	± 0.2	± 5	nA max	$V_D = V_S = +4.5 V \pm 1 V$; Test C circuit 3
DIGITAL INPUTS						
Input High Voltage, V_{INH}		2.4		2.4	V min	
Input Low Voltage, V_{INL}		0.8		0.8	V max	
Input Current						
I_{INL} or I_{INH}	0.005	± 0.1	0.005	± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS ²						
t_{ON}	250	500	250	500	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_S = +2 V$; Test C circuit 4
t_{OFF}	50	100	50	100	ns typ ns max	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_S = +2 V$; Test C circuit 4
Break-Before-Make Time	200		200		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_{S1} = V_{S2} = +2 V$; Test C circuit 5
Delay, t_d (ADG513 Only)						$V_S = 0 V$, $R_S = 0 \Omega$, $C_L = 10 nF$;
Charge Injection	16		16		pC typ	Test C circuit 6
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 M Hz$; Test C circuit 7
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 M Hz$; Test C circuit 8
C_S (OFF)	9		9		pF typ	$f = 1 M Hz$
C_D (OFF)	9		9		pF typ	$f = 1 M Hz$
C_D , C_S (ON)	35		35		pF typ	$f = 1 M Hz$
POWER REQUIREMENTS						
V_{DD}		$+4.5/5.5$		$+4.5/5.5$	V min/max	
I_{DD}	0.0001	1	0.0001	1	μA typ μA max	$V_{DD} = +5.5 V$ Digital Inputs = 0 V or 5 V

NOTES

¹Temperature ranges are as follows: B Versions -40°C to +85°C; T Versions -55°C to +125°C.²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG511/ADG512/ADG513—SPECIFICATIONS¹

Single Supply ($V_{DD} = +3.3\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, GND = 0 V, unless otherwise noted)

Parameter	B Versions		Units	Test Conditions/Comments
	+25°C	0°C to +70°C		
ANALOG SWITCH				
Analog Signal Range R_{ON}	200	0 V to V_{DD} 500	V Ω typ Ω max	$V_D = +1.5\text{ V}$, $I_S = -1\text{ mA}$; $V_{DD} = +3\text{ V}$,
LEAKAGE CURRENTS				
Source OFF Leakage I_S (OFF)	± 0.025		nA typ	$V_{DD} = +3.6\text{ V}$
	± 0.1	± 2.5	nA max	$V_D = 2.6/1\text{ V}$, $V_S = 1/2.6\text{ V}$;
Drain OFF Leakage I_D (OFF)	± 0.025		nA typ	Test Circuit 2
	± 0.1	± 2.5	nA max	$V_D = 2.6/1\text{ V}$, $V_S = 1/2.6\text{ V}$;
Channel ON Leakage I_D , I_S (ON)	± 0.05		nA typ	Test Circuit 2
	± 0.2	± 5	nA max	$V_D = V_S = +2.6\text{ V} \pm 1\text{ V}$; Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V_{INH}		2.4	V min	
Input Low Voltage, V_{INL}		0.8	V max	
Input Current I_{INL} or I_{INH}	0.005	± 0.1	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS ²				
t_{ON}	600		ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$;
		1200	ns max	$V_S = +1\text{ V}$; Test Circuit 4
t_{OFF}	100		ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$;
		160	ns max	$V_S = +1\text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t_b (ADG513 Only)	500		ns typ	$R_L = 300\Omega$, $C_L = 35\text{ pF}$;
Charge Injection	11		pC typ	$V_{S1} = V_{S2} = +1\text{ V}$; Test Circuit 5
OFF Isolation	68		dB typ	$V_S = 0\text{ V}$, $R_S = 0\Omega$, $C_L = 10\text{ nF}$; Test Circuit 6
Channel-to-Channel Crosstalk	85		dB typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; Test Circuit 7
C_S (OFF)	9		pF typ	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $f = 1\text{ MHz}$; Test Circuit 8
C_D (OFF)	9		pF typ	$f = 1\text{ MHz}$
C_D , C_S (ON)	35		pF typ	$f = 1\text{ MHz}$
POWER REQUIREMENTS				
V_{DD}		3/3.6	V min/max	
I_D	0.0001		μA typ μA max	$V_{DD} = +3.6\text{ V}$
		1		Digital Inputs = 0 V or 3 V

NOTES

¹Temperature ranges are as follows: B Versions –40°C to +70°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹(T_A = +25°C unless otherwise noted)

V _{DD} to V _{SS}	+44 V
V _{DD} to GND	-0.3 V to +25 V
V _{SS} to GND	+0.3 V to -25 V
Analog, Digital Inputs ²	V _{SS} -2 V to V _{DD} +2 V or 30 mA, whichever occurs first
Continuous Current, S or D	30 mA
Peak Current, S or D	100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)	
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Extended (T Version)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
Ceramic Package, Power Dissipation	900 mW
θ _{JA} Thermal Impedance	76°C/W
Lead Temperature, Soldering (10 sec)	+300°C

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG511/ADG512/ADG513 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

**ORDERING GUIDE**


Model ¹	Temperature Range ²	Package Option ³
ADG511BN	-40°C to +85°C	N-16
ADG511BR	-40°C to +85°C	R-16A
ADG511TQ	-55°C to +125°C	Q-16
ADG512BN	-40°C to +85°C	N-16
ADG512BR	-40°C to +85°C	R-16A
ADG512TQ	-55°C to +125°C	Q-16
ADG513BN	-40°C to +85°C	N-16
ADG513BR	-40°C to +85°C	R-16A

NOTES

¹To order MIL-STD-883, Class B processed parts, add 883B to T grade part numbers.²3.3 V specifications apply over 0°C to +70°C temperature range.³N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Ceramic.

ADG511/ADG512/ADG513

PIN CONFIGURATION (DIP/SOIC)



Truth Table (ADG511/ADG512)

ADG511 In	ADG512 In	Switch Condition
0	1	ON
1	0	OFF

Truth Table (ADG513)

Logic	Switch 1, 4	Switch 2, 3
0	OFF	ON
1	ON	OFF

TERMINOLOGY

V_{DD}	Most positive power supply potential.
V_{SS}	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to GND.
GND	Ground (0 V) reference.
S	Source terminal. May be an input or output.
D	Drain terminal. May be an input or output.
IN	Logic control input.
R_{ON}	On resistance between D and S.
I_S (OFF)	Source leakage current with the switch "OFF".
I_D (OFF)	Drain leakage current with the switch "OFF".
I_D , I_S (ON)	Channel leakage current with the switch "ON".
V_D (V_S)	Analog voltage on terminals D, S.
C_S (OFF)	"OFF" switch source capacitance.
C_D (OFF)	"OFF" switch drain capacitance.
C_D , C_S (ON)	"ON" switch capacitance.
t_{ON}	Delay between applying the digital control input and the output switching on.
t_{OFF}	Delay between applying the digital control input and the output switching off.
t_D	"OFF" or "ON" time measured between the 90% points of both switches when switching from one address state to another.
Crosstalk	Measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	Measure of unwanted signal coupling through an "OFF" switch.
Charge Injection	Measure of the glitch in pulse transferred from the digital input to the analog output during switching.

Typical Performance Graphs—ADG511/ADG512/ADG513




Figure 1. On Resistance as a Function of V_D (V_S) Dual Supplies




Figure 4. Supply Current vs. Input Switching Frequency




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures




Figure 5. Leakage Currents as a Function of Temperature




Figure 3. On Resistance as a Function of V_D (V_S) Single Supply




Figure 6. Off Isolation vs. Frequency

ADG511/ADG512/ADG513




Figure 7. Leakage Currents as a Function of V_D (V_S)




Figure 8. Crosstalk vs. Frequency

APPLICATION

Figure 9 illustrates a precise sample-and-hold circuit. An AD 845 is used as the input buffer while the output operational amplifier is an OP07. During the track mode, SW 1 is closed and the output V_{OUT} follows the input signal V_{IN} . In the hold mode, SW 1 is opened and the signal is held by the hold capacitor C_H .

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG511/ADG512/ADG513 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 15 μ V/ μ s.

A second switch, SW 2, which operates in parallel with SW 1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp OP07, which will minimize charge injection effects. Pedestal error is also reduced by the compensation network R_C and C_C . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the ± 3 V input range. The acquisition time is 2.5 μ s while the settling time is 1.85 μ s.






Figure 9. Accurate Sample-and-Hold


Test Circuits




1. On Resistance





2. Off Leakage






3. On Leakage



4. Switching Times




5. Break-Before-Make Time Delay




6. Charge Injection

ADG511/ADG512/ADG513

Test Circuits (continued)






7. Off Isolation



8. Channel-to-Channel Crosstalk

OUTLINE DIMENSIONS

Dimensions are shown in inches and (mm).

**16-Lead Plastic DIP
(N-16)****16-Lead Cerdip
(Q-16)****16-Lead SOIC
(R-16A)**

C1750a-2-1/98

PRINTED IN U.S.A.