TOSHIBA CMOS DIGITAL LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

TMP04CH00FXXX(JTMP04CH00XXXS)


CMOS 4BIT LL MICROCONTROLLER (LL: LOW POWER CONSUMPTION &

VOLTAGE OPERATION MICROCONTROLLER)

◆OUTLINE

The TMP04CH00FXXX is a high-performance microcontroller designed to be in a variety of low-voltage products.

It is a 4bit CMOS LL microcontroller with integrated a 4bit high-performance CPU, memory (static work RAM, data RAM and program ROM). LCD display LL controller driver, and a multi-function timer into a single chip. The basic features are as follows.



Weight: 1.65g (Typ.)

FEATURES

Number of instructions 56

Minimum instruction execution time : 61μ s (at 32.768kHz)

 $1\mu s$ (at 2MHz/3.0V)

 Oscillating circuit low speed – crystal oscillator (32.768kHz)

/internal CR (33kHz at 1.5V)

high speed - crystal oscillator (2MHz at 3.0V)

/external CR (200kHz at 1.5V)

: 16K words Built-in ROM size

(1 word = 16 bits)

Built-in RAM size:

Work RAM : 512×4 bits Data RAM 6K bits

Input pins 8 pins (with interrupts)

I/O pins 8 pins

Output pins : 1 pin (Buzzer)

2 external system (input pins, general purpose I/O pin) Interruption

2 internal system (timer/counter, timings)

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

Timer : 8 bits x 2ch or 16 bits x 1ch (software-selectable)

LCD display driver controller: 60 seg x 8 com Mask option

58 seg x 10 com

Built-in LCD driver power circuit

: Timer/Counter can be used as Watch Dog Timer Watchdog timer

Supply voltage : 1.5/3.0V (Typ.) Mask option





Fig.1 Block diagram

♦PIN CONFIGURATION

1. Pin assignment



PIN No.	PIN NAME
1	٧1
2	C ₁
3	C ₂
4	V _{SS}
5	VXT
6	BRESET
7	XLIN
8	XLOUT
9	VDD
10	XHIN
11	XHOUT
12	TEST
13	BZ
14	IN1
15	IN2
16	IN3
17	IN4
18	IO01
19	1002
20	IO03
21	IO04
22	IO11
23	IO12
24	IO13
25	IO14

PIN No.	PIN NAME
26	IO21
27	IO22
28	IO23
29	IO24
30	S ₁
31	S ₂
32	S ₃
33	S ₄
34	S ₅
35	S ₆
36	S ₇
37	S ₈
38	Sg
39	S ₁₀
40	S ₁₁
41	S ₁₂
42	S ₁₃
43	S ₁₄
44	S ₁₅
45	S ₁₆
46	S ₁₇
47	S ₁₈
48	S ₁₉
49	S ₂₀
50	S ₂₁

PIN No.	PIN NAME
51	S ₂₂
52	S ₂₃
53	S ₂₄
54	S ₂₅
55	S ₂₆
56	s ₂₇
57	S ₂₈
58	S ₂₉
59	s ₃₀
60	S ₃₁
61	S ₃₂
62	S ₃₃
63	S ₃₄
64	S ₃₅
65	s ₃₆
66	S ₃₇
67	S ₃₈
68	S ₃₉
69	S ₄₀
70	S ₄₁
71	S ₄₂
72	S ₄₃
73	S44
74	S ₄₅
75	S ₄₆

PIN No.	PIN NAME
76	S ₄₇
77	S ₄₈
78	S ₄₉
79	S ₅₀
80	S ₅₁
81	S ₅₂
82	S ₅₃
83	S ₅₄
84	S ₅₅
85	S ₅₆
86	S ₅₇
87	S ₅₈
88	S ₅₉ / COM10
89	S ₆₀ / COM9
90	COM8
91	COM7
92	COM6
93	COM5
94	COM4
95	COM3
96	COM2
97	COM1
98	V ₄
99	V ₃
100	V ₂

2. Pin description

PIN NAME	FUNCTION
V_{DD}	Power supply (+)
VSS	Power supply (–)
VXT	Voltage regulator1 output (Output for only the mask option 3.0V type)
V1	Voltage regulator2 output
V2~V4	Boosted voltage output
C1, C2	Capacitor pin for LCD booster
XHIN, XHOUT	Crystal / resister connection pin for high-speed oscillator
XLIN, XLOUT	Crystal connection pin for low-speed oscillator
IN1~IN4	Input port (with interruption)
IO01~IO04	Input port (with interruption)
IO11~IO14	I/O port
IO21~IO24	I/O port
SEG1~SEG60	LCD segment output
COM1~COM8	LCD common output
BZ	Buzzer output
BRESET	Reset input (low active)
TEST	Test input

◆MEMORY MAP

1. Program ROM

Program ROM consists of 16 bits 1 word. Op-code and operand are executed in one word units. Program ROM consists of 4K words per page. The internal program ROM area is 4 pages (16K words).

This program ROM area can be used for constant data ROM. In this case, it can be used in byte units (1 byte = 8 bits).




Fig.2 Program memory map

(Note) Use the CALL instruction to write the interrupt entry address. Write NOP for unused interrupts.

Example: CALL A; INT0
NOP; INT1
CALL B; INT2
NOP; INT3
NOP; INT4
NOP; INT5
NOP; INT6

2. Work RAM




Fig.3 Work RAM

Work RAM consists of 512 x 4 bits.

R/W is performed at the address specified by bellows.

(1) Indirectly addressing mode (Fig.4 (a))

DMB in F-reg, H, L-reg specify the Work RAM address.

(DMB: bank, H-reg: page, L-reg: address)


LD A, M : A←RAM (HL)

(2) Directly addressing mode (Fig.4 (b))


Immediate data (8 bits) in instruction specify the Work RAM page and address.

Bank is specified by DMB in F-reg.

LDI 2CH, 0AH : RAM (2CH)←AH



(a) Indirectly addressing




(b) Directly addressing

(3) Index addressing mode (Fig.4 (c))

Address (L-reg) is specified by the immediate data (4 bits) in instruction, and the other immediate data specify Page.

LDRI 4H, 3H : RAM (HL + 4H) \leftarrow RAM (3H\lambda L) L \leftarrow L + 1, A \leftarrow A - 1



(c) Index addressing

Fig.4 Addressing mode

BANK 0, PAGE 8~F area can be used as Stack area.

When using the "CALL/CALLS" instruction or start the interruption routine, the data of program counter and Program memory bank are stored in Stack area.

Then, using "RET" instruction, program return according to those data.

And, using "PUSH" instruction, 8 bits data in a pair register can be stored in Stack area.

Then, using "POP" instruction, those data are returned to the register.


Maximum Stack area is 64 (0 \sim 63), and each Stack area consist of 8 bits.

3. Data RAM


TMP04CH00FXXX has 6K bits Data RAM (256AD × 3bank × 8bit), and addressing and data read / write is done by Register file, as follows.

When the data is read from Data RAM/written in Data RAM, CE1 (PB0) is needed to set 1.

(PB0: Register file Page 3, AD0)




Addressing is decided by RAB1~2 (PB3), RAC1~4 (PB5), RAR1~4 (PB4)



Data is read/written by 8 bits which is set in RAD1~8 (PB6, PB7).

To read from/written into Data RAM, only 8 bits transference instruction can be used.



(CAUTION)

When "HALT" instruction is excuted for the next instruction of transference the data to Data RAM, the data of Data RAM is broken. Also, data may be destroyed if the HALT instruction is executed while CE1 is set to 1. Therefore, be sure to set CE1 to 0 before executing the HALT instruction.

RAD1 to 8 (PB6, PB7) are valid for only 8-bit transfer instructions.

4-bit transfer instructions do not have any effect (NOP).

4. Display RAM

TMP04CH00FXXX has 600 bits Display RAM ($60seg \times 8com / 58seg \times 10com$), and addressing and data read/write is decided by Register file, as follows.


When the data is read from/written into Display RAM, DRCE (PC6-bit2) is needed to be 1.

MS	В	3	2	1	0	LSE
PC6			DRCE	DON	DSTA	

Addressing is decided by DRR1~4 (PD4), DRC1~3 (PD5) (LSB is DRR1, and MSB is DRC3)

MS	В 3	2	1	0 L	.SB
PD5		DRC3	DRC2	DRC1	
·					_
PD4	DRR4	DRR3	DRR2	DRR1	

Data is read/written by 8 bits which is set in DRD1~8 (PD6, PD7). To read from/written into DISPLAY, only 8 bits transference instruction can be used.



When the display duty is selected 1/8, S1~S60 are used as segment output and display data is read from/written into Display RAM which address is 00H~3BH.

Also, when using with a 1/10 duty cycle, segments are used from S1 up to S58 and the data COM9 and 10 are written to and read from addresses beginning with 40H via DRD1 and DRD2. (CAUTION)

- 1. When "HALT" instruction is executed for the next instruction of the transference the data to Display RAM, the data of Display RAM is broken.
- When "HALT" instruction is executed during DRCE is 1, the data of Display RAM is broken.
 Therefore, be sure to set DRCE to 0 before executing the HALT instruction.
 DRD1 to 8 (PD6, PD7) are valid for only 8-bit transfer instructions.
 4-bit transfer instructions do not have any effect (NOP).





Fig.5 Display RAM



◆REGISTER FILE

Register files consist of (1) general-purpose registers, (2) system registers, and (3) peripheral I/O registers. Figure 11 shows the overall configuration of register files.

1. General Register

1.1 Flag Register : F-Register (PAGE/AD = 0/0)

		F-Reg	gister		
MS	В 3	2	1	0	LSB
R00	DMB	(0)	ZF	CF	

CF : Carry Flag ZF : Zero Flag (0) : Not use

DMB: Work RAM Bank


1.2 Accumulater Register: A-Register (PAGE / AD = 0 / 1)


Accumulator for arithmetic operations.

When consecutive instructions are executed, used as a counter register.

1.3 H.L Register (PAGE/AD = $0/3\sim2$)

H.L Register are used for Work RAM address setting with DMB.






1.4 Bank Register (PAGE/AD = 0/7)

: B-Register

B-Register is used for ROM Page.



1.5 D-Register, E-Register, P-Register (B-Register) (PAGE/AD = 0/5, 0/4, 0/6, 0/7)

General purpose register.

When using ROM as Data Table Function, B, P, D, E-Register are used for ROM address setting. (Data table function: user can use ROM area for store the constant, and can access those constant by LDBL and LDBH instruction.)

2. System Registers

2.1 Stack pointer (PAGE/AD = 1/0, 1/1)

The stack pointer shows the location (63 to 0) in the stack area in work RAM.

2.2 Interrupt Enable / Disable Registers (PAGE / AD = 1/2, 1/3)

Enable / disable interrupts. There are five interrupt vectors (INT0 to INT4). Writing data in the bit corresponding to an interrupt enables / disables the interrupt. The details are described in the section on peripheral circuits.

2.3 Input/Output Registers (PAGE/AD = 1/4, 1/5)


Used for the input/output pins (IO21 to IO24). Using the bit that corresponds to a pin, output data can be set or input data can be read. The details are described in the section on peripheral circuits.

3. Peripheral I/O Registers

Registers used to control peripheral circuits specific to the product are allocated to pages 2 to 7. The details are described in the section on peripheral circuits.

※ A precaution relating to Writes to System Registers/Peripheral I/O Registers.

Writing to System Register and I/O Registers is performed in synchronization with Φ W. Because rising edges of Φ W coincides with the timing at which Write data is output on the data bus, it is possible that incorrect data is output to the peripheral circuits for a very short period of time. Please take this into account when programming.



	ADDRESS	0		2	8	4	5	9	7
	8BIT		0	2		4)	9
PAGE	ADDRESS	LOWER4BIT	UPPER4BIT	L4BIT	H4BIT	L4BIT	H4BIT	L4BIT	H4BIT
(RFB)	R/W	READ WRITE	READ WRITE	READ WRITE	READ WRITE	READ WRITE	READ WRITE	READ WRITE	READ WRITE
	MSB BIT3			,			ı		ı
c	BIT2		A		I	ш	Δ	۵.	8
>	→ BIT1	REGISTER	REGISTER	REGISTER	REGISTER	REGISTER	REGISTER	REGISTER	REGISTER
	LSB BITO		c	CTIVI		71001 71001	ענטטו ענטטו		
,	CIIO OCINI			7 1 1			יייייייייייייייייייייייייייייייייייייי		
	BIT2	1		LN.		10013 10013	10023 10023	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
(R1x)	BIT1	POINTER	IER (SP)	INT0	INT4	IOD12 IOO12	10D22	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	LSB BITO	0		0	INT3	IOD11 IOO11	10021 10021		
	MSB BIT3	IND4	IOD04						RST4
2	BITZ		10003	111111111111111111111111111111111111111	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			LOWCP	RST3
(PAx)	BIT1	IND2	10D02		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		; ; ; ; ; ; ; ; ; ; ;	CPMODE2	RSTZ
,	LSB BITO	-	10D01					CPMODE1	RST1
	MSB BIT3					RAR4	RAC4	RAD4	RAD8
m	BITZ		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RAR3	RAC3	RAD3	RAD7
(PBx)	BIT1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		RABZ	RAR2	RAC2	RAD2	RAD6
	LSB BITO	CE1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		RAB1	RAR1	RAC1	RAD1	RAD5
	MSB BIT3		4NII	IIE4					
4	BITZ	<u> </u>	IIN3	IIE3				DRCE	
(PCx)	BIT1	ESELIO	IINZ	IIE2				DON	P2
	LSB BITO	! !		IIE1	IOIE0			DSTA	P1
	MSB BIT3	T14	1/2	TIR4	TIE4	DRR4		DRD4	DRD8
2	BITZ	\vdash	4/8	TIR3	TIE3	DRR3	DRC3	DRD3	DRD7
(PDx)	BIT1	\vdash	16/32	TIR2	TIE2	DRR2	DRC2	DRD2	DRD6
	LSB BITO		128/256	TIR1	TIE1	DRR1	DRC1	DRD1	DRD5
	MSB BIT3	TCR14	TCR18		TC1EN				2 / 4K
9	BITZ	$\overline{}$	TCR17	CKS13	TC1R				BZ3
(PEx)	BIT1	TCR12	TCR16	CKS12	CMPEN1	TCI1E			822
	LSB BITO	TCR11 SET11	TCR15	CKS11	WDT1	TCI1R			BZ1
	MSB BIT3	TCR24 SET24	TCR28		TC2EN				
7	BITZ	TCR23 SET23		CKS23	TC2R				
(PFx)		1 1	TCR26		CMPEN2	TCI2E			
	LSB BITO	TCR21 SET21	TCR25 SET25	CKS21		TCI2R			


Fig.7 Register file

(Note) Blank columns are indeterminate.

◆ PERIPHERAL CIRCUIT

Each peripheral circuits can be accessed (Read/Write/Circuit setting) by Register files.

1. Oscillator Block



The CPU clock is generated by the asynchronous oscillator switching circuit which has low-speed and high-speed clock oscillator circuit.

This block also provides the clock for the timer circuit, LCD driver, Quadrupler.

Oscillation mode is controlled by Register files "CPMODE1" and "CPMODE2" (PAGE/AD = 2/6), as follows.

CPMODE 1	CPMODE 2	Low- speed OSC	High- speed OSC	SYSTEM CP	MODE name
0	0	OFF	OFF	OFF	(CPM0)
1	0	ON	OFF	Low speed	(CPM1)
0	1	OFF	ON	High speed	(CPM2)
1	1	ON	ON	High speed	(CPM3)

CPMODE 1, 2 are initially 1 (CPM3).

"LOWCP" is the display clock control bit. When "LOWCP" is set to 1, Low OSC clock is supplied to LCD circuit. "LOWCP" is initially "0". Even if LOWCP is set to 1, clock cannot be occupied to display circuit during Low-speed OSC stopped, and display cannot be shown.

Low-speed OSC circuit can select X'tal or internal CR oscillation by Mask option.

High-speed OSC circuit can select X'tal or external CR oscillation by Mask option.

Setting a register to CPM1 and executing a HALT instruction sets the mode to Halt (system CP off, high-speed oscillator off, low-speed oscillator on). Setting a register to CPM0 and executing a HALT instruction sets the mode to Stop (system CP off, high-speed oscillator and low-speed oscillators off). Even if, mode is changed to MODE 0 from MODE 1/2/3, there are no changing until use "HALT" instruction.

The High/Low-speed OSC circuit has WARM UP function.


The warm-up function disables the crystal oscillator as the system clock from when the crystal oscillator starts oscillation to when the frequency stabilizes. The warm-up circuit in the high-speed crystal oscillator circuit consists of a 15-stage binary counter. The warm-up time is 16,384 pulses of the high-speed clock. The warm-up circuit in the low-speed crystal oscillator circuit consists of a 9-stage binary counter. The warm-up time is 256 pulses of the high-speed clock.

The low-speed oscillation does not have enough warm-up time, therefore, when the oscillation is started, software need to make warming up time enoughly.

Set the warm-up time by software to approx. 500 ms as standard.

When the System CP is changed between Low and High (CPM1→CPM2/3 or CPM2→CPM1), changing System CP waits to finish the warming up time.

Also that until the system CP is changed, instructions are executed with the previous system CP. If the CR oscillator is selected as the high- or low-speed oscillator circuit, the warm-up function is disabled.



TMP04CH00FXXX has 21 bits Divider.

The divider circuit of bits 1 to 6 generates a clock from 1 MHz to 32 kHz by dividing the high-speed clock (2 MHz). The divider circuit of bits 7 to 21 generates a clock from 16 kHz to 1 Hz by dividing the 32 kHz clock. When the low-speed oscillator circuit is on (CPM1/CPM3), a low-speed clock (32 MHz) is supplied to the divider circuit of bits 7 to 21. When the low-speed oscillator circuit is off (CPM2), output from bit 6 is supplied.





Fig.9 Divider circuit

The reset for this Divider circuit is done by Register file RST1~4 (PA7W).



RST1 : Binary counter 1~6 (2M~32kHz) reset RST2 : Binary counter 7~12 (16k~512Hz) reset RST3 : Binary counter 13~17 (256~16Hz) reset RST4 : Binary counter 18~21 (8~1Hz) reset

(when using 2MHz, 32kHz crystal)

(CAUTION)

- 1. Do not set System CP to low speed when the Low-speed OSC is not in operation or before stable.
- 2. Do not set System CP to high speed when the High-speed OSC is not in operation or before stable.
- 3. And, when Low-speed OSC is on, low-speed frequency is supplied from 7th bit Divider circuit (when use 2MHz crystal for High-speed OSC and 32kHz crystal for Low-speed OSC and the mode is CPM3, 1MHz~32kHz are made by 2MHz crystal, 16kHz~1Hz are made by 32kHz crystal. And when the mode is CPM2, all frequency are made by 2MHz crystal. Therefore if the mode change between CPM1 and CPM2 or CPM2 and CPM3, the frequency which is supplied by Binary counter 7~21 shift the timing).
- 4. When operated with a 1.5V power supply, the oscillation frequency on the high-speed side is 200kHz (max.), so that the output of binary counter 6 is 3.125kHz (max.). Consequently, if the mode is changed from CPM1 or 3 to CPM2 or from CPM2 to CPM1 or 3, the generated timing changes greatly.
- 5. When the crystal oscillator circuit is used for low-speed oscillation, a long time is required from oscillation stop to oscillation start. The LCD circuit operates using a low-speed clock. LCD cannot be performed until oscillation starts. After power on, operate the low-speed oscillator circuit at all times and do not change to STOP mode.

Example 1

```
START mode (After warming up, program start at address 0000.)

↓

CPM3 (High / Low speed ON, SYSCP = High, LOWCP OFF)

↓ LD 26O, 7H

CPM3 (High / Low speed ON, SYSCP = High, LOWCP ON)

↓ LD 26O, 4H

CPM0 (High / Low speed ON, SYSCP = High, LOWCP ON)

↓ HALT

STOP mode (High / Low-speed OSC, STOP, SYSCP OFF, LOWCP OFF)
```

When an interruption occurs, the mode is changed to START mode and program start at the address which is decided by each interruption (refer to Fig.2).

Example 2

```
START mode (After warming up, program start at address 0000.)

↓

CPM3 (High / Low speed ON, SYSCP = High, LOWCP OFF)

↓ LD 26O, 5H

CPM1 (Low speed ON, SYSCP = Low, LOWCP ON)


↓ HALT


HALT mode (High-speed OSC OFF, Low-speed OSC ON, SYSCP OFF, LOWCP ON)
```


When an interruption occurs, the mode is changed to slow mode (CPM1) and program start at the address which is decided by each interruption.

Example 3 START mode (After warming up, program start at address 0000.) ↓ CPM3 (High / Low speed ON, SYSCP = High, LOWCP OFF) ↓ LD 26O, 7H CPM3 (High / Low speed ON, SYSCP = High, LOWCP ON) ↓ LD 26O, 4H CPM0 (High / Low speed ON, SYSCP = High, LOWCP ON) (There are no change after shift to CPM0.) ↓ LD 26O, 7H CPM3 (High / Low speed ON, SYSCP = High, LOWCP ON)


Example 4 (After reset)








Example 6 (CPM1→2)



(Note) No warm-up is provided for high-speed and low-speed RC oscillations by mask options.



2. Interruption Block

Interruption is supplied by IN1~4, IO01~04, Timer/Counter1~2, Timing. (Interruption Priority)

MSB

Interruption priority can be selected by Register file P1 and P2. Interrupt priority is valid only when multiple interrupts occur simultaneously. P1 and P2 are initially 0.

			_	•		
	PC7	_	_	P2	P1	
P1	P2	INT0	INT1	INT2	INT3	INT4
0	0	IIN	IOIN	TIN	TCIN1	TCIN2
1	0	IOIN	IIN	TIN	TCIN1	TCIN2
0	1	TIN	IIN	IOIN	TCIN1	TCIN2
4	4	TCINI4	HINI	IOINI	TINI	TCINIO

1 | TCIN1 IIN IOIN TIN TCIN2 (Higher) Priority (Lower)

IIN: IN1~4, IOIN: IO01~04, TIN: Timing, TCIN1/2: Timer/Counter1/2

LSB


(Interruption enable / disable)

Each interruption (IIN, IOIN, TIN, TCIN1, TCIN2) is decided enable / disable as follows.

IIN : IIE1~4 (R42 BIT 0~3)
IOIN : IOIE0 (R43 BIT 0)
TIN : TIE1~4 (R53 BIT 0~3)
TCIN1 : TCI1E (R64 BIT 1)
TCIN2 : TCI2E (R74 BIT 1)

After deciding priority by P1, P2 each interruption is decided enable/disable by INT0~4. Disable the unnecessary interrupts in your application by initial settings of IIE1-4, IOIE, TIE1-4, and TCI1E/2E.

INT0~4 are initially 0 (disable)



Interrupt reset

After an interrupt occurs, reset the interrupt following the procedures described below. First, reset IN1~IN4 interrupt/IO01~IO04 Interrupt/Timing Interrupt/Timer Counter 1 Interrupt/Timer counter 2 Interrupt.

Then reset the signal "Release from HALT/STOP Mode" by executing a transfer instruction to R12 or R13.

How to deactivate respective interrupts will be explained in the sections which describe each of the interrupts.




Fig.11 Interruption circuit block

2.1 Input or I/O Interruption

(Interruption enable / disable)



IIE1 = 0 : IN1 Interruption disable

= 1 : IN1 Interruption enable

IIE2 = 0 : IN2 Interruption disable


= 1 : IN2 Interruption enable

IIE3 = 0 : IN3 Interruption disable

= 1 : IN3 Interruption enable IIE4 = 0 : IN4 Interruption disable

= 1 : IN4 Interruption enable

IIE1~4 are initially 0 (IN1~4 Interruption disable).



IOIE0 = 0 : IO01~4 Interruption disable = 1 : IO01~4 Interruption enable

IOIE0 is initially 0 (disable).

Interruption enable / disable bit can use as interruption reset.

When the interruption occurs and after recognizing the interruption, it can be resetted by setting IIE1~4 or IOIE0.

(Interruption Data Read)

Interruption Data of IN1~4 can be read by Register file IIN1~4.

MS	В 3	2	1	0	LSB
PC1R	IIN4	IIN3	IIN2	IIN1	

Example

LD 42O, 0FH (set enable to IN1~4) IN1 interruption occurs.

program goes to the address which is decided by each interruption.

LD M, 410 (read IN1~4 interruption)

recognize which interruption is occurred.

(recognize IN1 interruption is occurred.)

(reset IN1 interruption) LD 42O, 0EH

(set enable to INT0~2) LD 120, 0FH

LD 130, 0FH (set enable to INT3~4)

LD 42O, 0FH (set enable to IN1~4 interruption)




Fig.12 IN1~IN4 Interrupts





Fig.13 IO01~IO04 Interrupts

(Note) Disabling input or input/output interrupts using PC2 or PC3 is valid only when a rising edge interrupt (see 4, Input/Output ports) is selected. If a level interrupt is selected, disabling interrupts using PC2 or PC3 is invalid.

2.2 Timing Interruption

(Timing Interruption selecting)

Timing Interruptions are selectable by Register file (PD1) 128/256, 16/32, 4/8, 1/2.



128/256, 16/32, 4/8 and 1/2 are initially 0 (1Hz, 4Hz, 16Hz, 128Hz is selected).

(Timing Interruption enable / disable)


Selected Timing Interruption can be controlled enable/disable by Register file TIE1~4 (PD3).

MS	В	3			2	1		0	LSB	
PD3		TIE4		TI	E3	TIE2	2	TIE1		
TIE1	1	=	0	:	1Hz	or	2H:	Z	INT.	disable
		=	1	:	1Hz	or	2H:	Z	INT.	enable
TIE	2	=	0	:	4Hz	or	8H:	Z	INT.	disable
		=	1	:	4Hz	or	8H:	Z	INT.	enable
TIES	3	=	0	:	16Hz	or	32H	Ηz	INT.	disable
		=	1	:	16Hz	or	32H	Ηz	INT.	enable
TIE	1	=	0	:	128Hz	or	256	Hz	INT.	disable
		=	1	:	128Hz	or	256	SHz	INT.	enable

TIE1~4 are initially 0 (disable).

(Timing Interruption Reset)

The timing interruption for the selected timing interruption is reset by register files TIR1 to 4 (PD2W).



TIR1 = 1 : 1Hz or 2Hz Interruption reset


TIR2 = 1 : 4Hz or 8Hz Interruption reset

TIR3 = 1 : 16Hz or 32Hz Interruption reset

TIR4 = 1 : 128Hz or 256Hz Interruption reset

(Timing Interruption Read)

Selected Timing Interruption can be read by Register file TI1~4 (PD0R).



TI1 : Interruption data of 1Hz or 2Hz
TI2 : Interruption data of 4Hz or 8Hz
TI3 : Interruption data of 16Hz or 32Hz
TI4 : Interruption data of 128Hz or 256Hz

(Interruption Edge Selection)

TIN Interruption can be selected the reading point (____ or ____) by Register file ESELT. ESTLT is initially 0 (rising EDGE).



ESELT = 0 : Interruption at rising Edge of Timing INT. = 1 : Interruption at down Edge of Timing INT.

Example

- LD 51O, 01H (256Hz, 16Hz, 4Hz, 1Hz, select)
 ↓
 LD 53O, 07H (256Hz disable, 16Hz, 4Hz, 1Hz enable)
 ↓ When the 1Hz interruption occurs.

 LD M, PD0 (read timing interruption)
 ↓ Recognize 1Hz interruption.
- LD 52O, 01H (reset 1Hz interruption)
- (Note) Since a mode transition from CPM1 or 3 to CPM2 or from CPM2 to CPM1 or 3 causes the timing of the binary counters 7-21 to change, timing interrupts also have their timings changed.





Fig.14 Timing Interrupt Circuit

2.3 8 bits / 16 bits Timer Counter Interruption

When Timer/Counter1, 2 overflow or coincide with setting Time/Count, each Interruption occurs.



TCI1E/TCI2E = 1 : Timer/Counter1, 2 Interruption enable

= 0 : Timer/Counter1, 2 Interruption disable

TCI1R/TCI2R = 1 : Timer/Counter1, 2 Interruption reset


TCI1E, TCI2E and TCI2R are initially 0 (DISABLE).

3. Timer/Counter

The Timer/Counter circuit can use as 8 bit x 2ch or 16 bit x 1ch Timer/Counter.

And there Time/Counter can be use as general Timer/Counter, Watch Dog Timer, or Multi Interruption Timer.

8 bits / 16 bits can be switched by Register file TCPS. And input frequency also can be changed by Register CKS11~13 and CKS21~23, as follows.



CKS 11	CKS 12	CKS 13		Input or Timer Count Hz, f _L = 32kHz)	er1
0	0	0	fH / 2 ²¹ (fL / 2 ¹⁵)	1Hz	(1.0s)
1	0	0	fH / 2 ¹² (fL / 2 ⁶)	512Hz	(19.5ms)
0	1	0	fH / 2 ⁸ (fL / 2 ²)	2 ¹³ kHz	(122 μ s)
1	1	0	fH / 2 ³	2 ¹⁸ kHz	(3.81 μ s)
_	_	1	OFF	 	
CKS 21	CKS 22	CKS 23		Input or Timer Count Hz, f _L = 32kHz)	er2
				or Timer Count	er2 (15.6ms)
21	22	23	(f _H = 2M	or Timer Count Hz, f _L = 32kHz)	
21	0	23 0	$(f_H = 2M)$ fH / 2^{15} (fL / 2^9)	or Timer Count Hz, f _L = 32kHz) 64Hz	(15.6ms)
21 0 1	0	23 0 0	$(f_H = 2M)$ $fH/2^{15}$ $(fL/2^9)$ $fH/2^9$ $(fL/2^3)$	or Timer Count Hz, f _L = 32kHz) 64Hz 2 ¹² kHz	(15.6ms) (244μs)

When Timer/Counter is used as 16 bits timer, TIMER2 is used as lower bits.

And CKS11~13 are ignored. Input Frequency is decided by CKS21~23.

CKS11~13, CKS21~23, TCPS are initially 0.

(Timer/Counter1: 1Hz, Timer/Counter2: 64Hz, 8bit ×2ch)

(CAUTION)


256kHz of Timer/Counter1, 512kHz, 64kHz of Timer/Counter2 can be used when High-speed OSC is on.

Timer function can be selected by Register file/WDT1 and CMPEN1, 2.

Timer/Counter1 can be used as Watch Dog Timer.

And Input Frequency can be controlled by Register file TC1EN and TC2EN.

Timer/Counter is resetted by Register file TC1R, TC2R.



Timer / Counter1 setting is made in PE3.

Timer / Counter2 setting is made in PF3.

All the bits of PE3 and PF3 are initially 0.

PE3 WDT1 = 0 : Used as 8-Bit Timer / Counter.

= 1 : Used as Watchdog Timer.

CMPEN1 = 0 : An interrupt is generated if Timer / Counter1 overflows.

(The entire system is reset if WDT1 = 1.)

= 1 : An interrupt is generated if Timer / Counter1 values match Time / Count set

values. (The entire system is reset if WDT1 = 1.)

TC1R = 1 : Timer / Counter1 is reset (cleared).

Timer / Counter1 resumes counting up after reset. (Refer to the timing chart

below.)

TC1EN = 0 : Reference clock input on Timer / Counter1 is stopped.

= 1 : Reference clock input on Timer / Counter 1 is started.

PF3 BIT0 = 1 : Timer/Counter2 cannot be used as 8-Bit Timer/Counter.

= 0 : Timer / Counter2 is used as 8-Bit Timer / Counter.

CMPEN2 = 0 : An interrupt occurs if Timer / Counter2 overflows.

= 1 : An interrupt occurs if Timer / Counter2 values match Time/Count set values.

TC2R = 1 : Timer / Counter2 is reset (cleared).


Timer / Counter2 resumes counting up after reset. (Refer to the timing chart

below.)

TC2EN = 0 : Reference clock input on Timer / Counter2 is stopped.

= 1 : Reference clock input on Timer / Counter2 is started.


Timing chart for timer/counter 1/2 reset



MSB 2 LSB PE0R TCR14 TCR13 TCR12 TCR11 PE1R TCR18 TCR17 TCR16 TCR15 TCR24 PF0R TCR23 TCR22 TCR21 PF1R TCR28 TCR27 TCR26 TCR25

Timer/Counter1, 2 data can read from Register file TCR11~18 and TCR21~28.


Timer/Counter1, 2 Comparison data is set by Register file SET11~18 and SET21~28.



SET11~18 and SET21~28 are initially 0.

(CAUTION)

- 1. When generating an interrupt for the timer/counter by comparing it with the setup value (SET11-18, SET21-28) or resetting the system, set the setup values in register files SET11-18 and SET21-28 before enabling CMPEN1 and 2.
- 2. When generating an interrupt by a 16-bit timer by comparing it with the setup value, enable all of CMPEN1, CMPEN2, TC1EN, and TC2EN using instructions.
- 3. Since the setup values and timer/counter values both are 0 after initialization, an interrupt is generated or the system is reset immediately when CMPEN1 is enabled.
- 4. Since a mode transition from CPM1 or 3 to CPM2 or from CPM2 to CPM1 or 3 causes the timing of the binary counters 7-21 to change, the timer/counters also have their timings changed.
- 5. Do not change the timer/counter from 8bits to 16bits in the middle of operation after the timer/counter has started counting, because such a change could cause the data to be destroyed.




TMP04CH00FXXX-35

4. Input/IO PORTS (Refer to Fig.18)

TMP04CH00FXXX has 8 inputs and 8 I/O ports. 8 input ports have Interruption.

4.1 INPUT (IN1~4)

Each input data can be read by Register file IND1~4.



Each input Interruption function can be set enable/disable by Register file IIE1~4.

MS	В 3	2	1	0 1	LSB
PC2	IIE4	IIE3	IIE2	IIE1	

IIE1 \sim 4 = 0 : IN1 \sim IN4 each Interruption disable = 1 : IN1 \sim IN4 each Interruption enable

(Note) IIE1 to IIE4 interrupt disable/enables are register files that are effective when risingedge interrupts are selected.

When level interrupts are selected, interrupts are disabled/enabled by the data input from ports. In this case, therefore, interrupts cannot be disabled/enabled by the register files.

4 inputs (IN1~4) Interruption data can be read by Register file IIN1~4.

(Note) Interrupt data IO01 to IO04 cannot be read out. Only the data input from ports can be read out. (Refer to Fig.13.)

Interrupt timings (rising edge/level) can be selected using register file ESELI.

Each input Interruption recognized timing (rising edge/High level) can be selected by Register file ESELI (R40 bit1).



ESELI = 0 IN1~4: Interruption at rising edge of input INT. = 1 IN1~4: High level of input INT.

Input level-triggered interrupts are possible when ESELI = 1. In this case, if interrupts have been enabled by register files INTO-4, the interrupt remain asserted while the input level is high.




Fig.16 Interruption by high level-read

Input ports (IO01~IO04)

The input data can be read out via register files IOD01~IOD04.

MS	B 3	2	1	0	LSB
PA1R	IOD04	IOD03	IOD02	IOD01	

IOD01 to IOD04 have an interrupt facility, so that interrupts can be disabled / enabled by register file IOIE0. (Four interrupt sources are collectively disabled / enabled by IOIE0.)

MS	В	3	2	1	0 L	SB
PC3		-	_	_	IOIE0	

IOIE0 = 0 : Interrupts IO01~IO04 are disabled.

= 1 : Interrupts IO01~IO04 are enabled.

(Note) The IO01~IO04 interrupt disable/enables are the register files that are effective when rising-edge interrupts are selected.

When level interrupts are selected, interrupts are disabled / enabled by the data input from ports. In this case, therefore, interrupts cannot be disabled / enabled by the register files.

The interrupt data IO01~IO04 cannot be read out. Only the data input from ports can be read out. (Refer to Fig.13.)

Interrupt timings of IO01~IO04 (rising edge/level) can be selected using register file ESELIO.

MS	В	3	2	1	0 Ι	LSB
PC0		_	(ESELT)	ESELIO	(ESELI)]

ESELIO = 0 : Interrupts IO01~IO04 are rising edge-triggered.

= 1 : Interrupts IO01~IO04 are level-triggered.

Input level-triggered interrupts are possible when ESELIO = 1. In this case, if interrupts have been enabled by register files $INT0\sim4$, the interrupt remain asserted while the input level is high.






Fig.17 Level-triggered interrupts

4.2 I/O ports (IO11~IO14, IO21~IO24)

Each input data can be read by following Register file, when using input port.



When using each input/output port for output, the output data can be set using the register file shown below.






Fig.18 Structure of input/output port

RIN : Internal pull-down resistor, 400k Ω (typ.) R : Input protective resistor, 100 Ω (typ.)





Fig.19 IO11~IO14, IO21~IO24

5. Buzzer Circuit

Buzzer sound can be selected by Register file BZ1, BZ2, BZ3 and 2k/4k.



2k/4k = 0 : Basic frequency 2kHz




Fig.20 Buzzer sound

BZ sound can be made by software using (000), (001) setting, as above. When the Register file R67 is set the above ((BZ3, BZ2, BZ1) = (010) \sim (111)), each BZ sound is continuously released setting (BZ3, BZ2, BZ1) to (000).

(Note) The above buzzer sounds are shown with respect to timings in the CPM2 mode where the high-speed oscillation frequency is 2MHz, the CPM1/3 mode where the low-speed oscillation frequency is 32kHz, and in the HALT mode.




Fig.21 Buzzer Circuit

6. LCD Circuit

The LCD driver circuit has common signals and segment signals to drive 4.5V, 1/8 or 1/10 duty, 1/4 bias LCD.

Duty can be selected by Mask option either 1/8 or 1/10.

Duty	Frame Frequency	COMMON	SEGMENT			
1/8	97.5Hz	COM1~COM8	\$1~\$60 (\$53~\$60 = COM9~COM16)			
1 / 10	117.0Hz	COM1~COM10	\$1~\$58 (\$53~\$58 = COM11~COM16)			

The LCD driver circuit is controlled by Register file both DSTA and DON, and Display RAM is enable on DRCE = 1.



DSTA = $0 : com/seg = V_{SS}$

= 1 : enable normal Display

DON = 0 : Booster circuit (Quadrupler) OFF

= 1 : Booster circuit (Quadrupler) ON

DRCE = 0 : disable Display RAM 1 : enable Display RAM

(CAUTION)

- 1. Display signals from segment and common are made by the clock which come from low-speed oscillation. Even though the high-speed oscillator may be operating no display is output unless the low-speed oscillator is operating.
- 2. Register file DON and DSTA are read to Display Driver circuit by the clock which is made by LOWCP.

When the LOWCP is needed OFF it is needs max. 103ms after changing the data of DON and DSTA.

LCD drive waveform (1) 1/8 duty





Fig.22 LCD drive waveform (1/8 duty)




7. Mask option


TMP04CH00FXXX has 10 Mask option.

Mask code	Battery	Duty	Segment	High-speed OSC	Low-speed OSC	IN1~IN4 Pull- down Resister
A1081	1.5V	1/8	60	CR	X'tal	Incorporated
A1083	1.5V	1/8	60	CR	CR	Incorporated
A10A1	1.5V	1 / 10	58	CR	X'tal	Incorporated
A10A3	1.5V	1 / 10	58	CR	CR	Incorporated
A3080	3.0V	1/8	60	X'tal	X'tal	Incorporated
A3081	3.0V	1/8	60	CR	X'tal	Incorporated
A3083	3.0V	1/8	60	CR	CR	Incorporated
A30A0	3.0V	1 / 10	58	X'tal	X'tal	Incorporated
A30A1	3.0V	1 / 10	58	CR	X'tal	Incorporated
A30A3	3.0V	1 / 10	58	CR	CR	Incorporated
A3480	3.0V	1/8	60	X'tal	X'tal	Not incorporated
A34A0	3.0V	1 / 10	58	X'tal	X'tal	Not incorporated

(1) Supply voltage

Either 1.5V or 3.0V can be selected as the supply voltage. When 3.0V is used, the low-speed oscillator circuit is driven by output from the internal constant voltage circuit (VREG2) thus reducing current dissipation.






(2) LCD duties / number of segments


Either 1/8 or 1/10 can be selected as the LCD duty. When 1/8 is selected, the number of segment pins is 60. When 1/10 is selected, the number of segment pins is 58. Among LCD drive pins, the functions (segment/common) of S59/COM10 and S60/COM9 are switched depending on the duty selected.


(3) High-speed oscillator circuit

Either the crystal or the CR oscillator circuit can be selected as the high-speed oscillator circuit.

(Note)After a reset, the CPU starts operating using the high-speed clock as the system clock. Therefore, even if only a low-speed clock is used for the following processes, the high-speed oscillator circuit must operate normally at startup. Select either the crystal or the CR oscillator circuit and correctly connect the external component (crystal oscillator or resistor) to the XHIN/XHOUT pin.








When CR oscillator circuit is selected

(4) Low-speed oscillator circuit


Either the crystal or the CR oscillator circuit can be selected as the low-speed oscillator circuit.

(Note)A low-speed clock is used in the LCD driver circuit. To display the LCD, the low-speed oscillator circuit must be operated. When the CR oscillator circuit is selected, because both resistor and capacitor are built in, an external component is not required. Connect the XLIN pin to V_{SS}. If the pin is left open, the internal circuit gates become unstable, possibly allowing surge current to flow.



(5) IN1~IN4 pull-down resistor

Pull-down resistor for IN1~IN4 Pins can be chosen to be incorporated or not incorporated.



◆ELECTRICAL CHARACTERISTICS

1. Absolute maximam ratings $(V_{SS} = 0V)$

Characteristic	Symbol	Rating	Unit
Power Supply Voltage	V_{DD}	-0.3~6.0	V
Input Voltage	v_{IN}	$-0.3 \sim V_{DD} + 0.3$	V
Power Dissipation (T _{ope} = 80°C)	PD	350	mW
Solder Temperature	TSOLDER	260 (10sec.)	°C
Storage Temperature	T _{stg}	- 55∼125	°C
Operating Temperature	T _{ope}	0~40	°C

2. 1.5V version (Unless otherwise specified, $V_{SS} = 0V$, $T_{opr} = 0 \sim 40^{\circ}C$) (Recommended operating condition)

Characteristic		SymboL	Test condition		Min	Тур.	Max	Unit	
Power Supp	Power Supply Voltage		$f_{XTH} = 200kHz$		1.2	1.5	1.8	V	
		fXTL1	$V_{DD} = 1.2 \sim 1.8 V$	(Note 1)	_	32.768	_		
Oscillation	requency	fXTL2	V _{DD} = 1.5V	(Note 2)	20	33	55	kHz	
		fXTH1	V _{DD} = 1.5V	(Note 3)	_	200	_		
	"H" Level	V	V _{DD} = 1.3V		V_{DD} $\times 0.8$	_	V_{DD}		
Input	ii Levei	V _{IH}	V _{DD} = 1.7V		V _{DD} ×0.7	_	V_{DD}	v	
Voltage	"L" Level	V _{IL}	V _{DD} = 1.3V		0	_	V _{DD} × 0.2	V	
			V _{DD} = 1.7V		0	_	V _{DD} × 0.3		
Quadrupler	Capacitance	C ₁ , C ₂			_	0.1	_	μ F	
		٧1			_	0.1	_		
Voltage Car	nacitance	V_2			_	0.1			
Voltage Cal	Voltage Capacitance -				_	0.1	_	μ F	
					_	0.1	_		

- (Note 1) Crystal oscillation circuit is used for low-speed oscillator.
- (Note 2) Internal CR oscillator is used for low-speed oscillator.
- (Note 3) An RC oscillating circuit configured with an external R is used for the high-speed oscillator.

Oscillation

Characteristic	Symbol	Test condition	Min	Тур.	Max	Unit
OSC Starting Voltage	V _{STA}	$T_{STA} = 10s$, $T_{opr} = 25$ °C (Note	1.4	_	_	V
OSC Holding Voltage	VHOLD	(Note	1) 1.2		_	V
Frequency of Internal CR OSC	fosc1	V _{DD} = 1.5V (Note	2) 20	33	55	kHz
Frequency of High- Speed OSC	fosc2	V_{DD} = 1.5V R_f = 150k Ω (Note	3) –	200	_	kHz


- (Note 1) Crystal oscillation circuit for low-speed oscillator.Input 1.4V or more at power-on.
- (Note 2) Internal CR oscillator for low-speed oscillator.
- (Note 3) An RC oscillating circuit configured with an external R is used for the high-speed oscillator.

DC CHARACTERISTICS

Characteristic	Symbol	Test	t condition	Min	Тур.	Max	Unit	
Input Current (1)	lH1	V _{DD} = 1.8V, V _{IN} = 0V		- 500	_	500	nA	
(IN1~4, IO01~04, IO11~14, IO21~24)	l _{IL1}	V _{DD} = 1.8V, V	/ _{DD} = 1.8V, V _{IN} = 1.8V		4.5	7.5	μΑ	
Input Current (2)	I _{IH2L} (Note)	V _{DD} = 1.8V, V Low Resistor		- 60	- 36	- 25.7	^	
(BRESET)	l _{IH2H}	V _{DD} = 1.8V, V _{IN} = 0V High Resistor side		- 6	- 3.6	- 2.57	μ A	
Input Current (3) (TEST)	IIL3	V _{DD} = 1.8V, V	V _{DD} = 1.8V, V _{IN} = 1.8V		9.0	15.0	μ A	
Output Current (1)	I _{OH1}	$V_{DD} = 1.2V, V$	OH = 0.7V	_		- 150	μΑ	
(IO11~14, IO21~24)	l _{OL1}	$V_{DD} = 1.2V, V_{DD}$	OL = 0.5V	0.89	1.25	2.08	μ	
Output Current (2)	I _{OH2}	$V_{DD} = 1.2V, V_{DD}$	OH = 0.7V		_	- 500		
(BZ)	lOL2	$V_{DD} = 1.2V, V_{DD}$	OL = 0.5V	500	_	_	μA	
	I _{ОН3}	$V_1 = 1.125V$,	$V_{OH} = V_4 - 0.5V$	_	I	- 100		
Output Current (3) (SEGMENT)	I _{OL3}	$V_2 = 2.25V$, $V_3 = 3.375V$,	V _{OL} = 0.5V	100	1	1	μ A	
(020)	I _{OM3}		$V_{OM} = V_2 - 0.5V$	_	_	- 50		
	I _{OH4}	<u> </u>	$V_{OH} = V_4 - 0.5V$	_		- 100		
Output Current (4)	l _{OL4}	$V_2 = 2.25V$,	V _{OL} = 0.5V	100	_	_		
(COMMON)	IOM4	$V_3 = 3.375V$,	$V_{OM} = V_3 - 0.5V$	_	_	- 50	μ A	
	I _{OM4}	$V_4 = 4.5V$	$V_{OM} = V_1 + 0.5V$	50			7	
	V ₁			1.075	1.125	1.175		
Quadrupler Output	V ₂	V ₁ = 1.125V, T	25°C	2.05	2.25	2.45	v	
Voltage	V ₃	V η = 1.125V, 1 	a = 23 C	3.175	3.375	3.575		
	V ₄			4.3	4.5	4.7		

Characteristic	Symbol	Test condition		Min	Тур.	Max	Unit	
	IDDOP	$V_{DD} = 1.5V$, $f_{H} = 200kHz$ $f_{L} = 32kHz$	Display ON	_	48	77		
	יטטטי	At High speed operation	Display OFF	_	_	73		
Power Supply Current (1) (Low-speed Crystel \	Inna ou	$V_{DD} = 1.5V, f_L = 32kHz$	Display ON	_	9.5	12		
	IDDSLOW	At Low speed operation	Display OFF		_	11	μ A	
Oscillation Circuit	IDDUGLD	$V_{DD} = 1.5V, f_{L} = 32kHz$	Display ON	_	4	7		
Oscillation Circuit /	IDDHOLD	In HOLD mode	Display OFF	_	_	6		
	IDDSTOP	V _{DD} = 1.5V In STOP mode		_	0.4	1		
	IDDOP	$V_{DD} = 1.5V$, $f = 200$ kHz $f_{I} = Internal$	Display ON	_	50	77		
Daniel Committee	יטטטף	At High speed operation	Display OFF	_	_	73		
Power Supply Current	Inna ou	$V_{DD} = 1.5V$, $f_L = Internal$	Display ON	_	12	17		
(2)	IDDSLOW	At Low speed operation	Display OFF	_	_	16	μ A	
(Low-speed CR Oscillation Circuit)	lanuora	$V_{DD} = 1.5V$, $f_L = Internal$	Display ON	_	5	7.5	·	
	IDDHOLD	In HOLD mode	Display OFF	_	_	6.5		
	IDDSTOP	V _{DD} = 1.5V In STOP mode		_	0.4	1		

(Note)The BRESET pin is connected to V_{DD} (High level) via two resistors as shown below. To minimize the current that flows at reset, the low resistance consists of a P-channel FET. When the input level is V_{SS} (Low level), the FET is off. The resistance is ∞. The specified input current (2), IIH2L, is the current that flows when the low resistance = P-channel FET is on. However, the low-resistance is off when V_{IN} = 0V, so actual measurement is impossible.



3	. 3.0V	version	(Unless	otherwise	specified,	$V_{SS} = 0V$,	$T_{opr} = 0 \sim 40^{\circ}C$
(1	Recomi	mended	operatir	ng conditio	on)		·

Characteristic		Symbol	Test condition		Min	Тур.	Max	Unit	
Power Supp	oly Voltage	V_{DD}	f _{XTH} = 2MHz		2.4	3.0	3.6	V	
		fXTL1	$V_{DD} = 2.4 \sim 3.6 V$	(Note 1)	_	32.768	_	kHz	
Oscillation Frequency		fXTL2	V _{DD} = 3.0V	(Note 2)	20	35	60	KHZ	
		fXTH1	$V_{DD} = 2.4 \sim 3.6 V$	(Note 3)		2.0	_	MHz	
		fXTH2	$V_{DD} = 3.0V$	(Note 4)	1	2.0		101112	
	"H" Level	V	V _{DD} = 2.4V		V _{DD} ×0.8	_	V_{DD}		
Input		Level V _{IH}	V _{DD} = 3.6V		V _{DD} × 0.7	_	V_{DD}	v	
Voltage	"L" Level	el V _{IL}	V _{DD} = 2.4V		0	_	V _{DD} ×0.2	v	
	L Level		V _{DD} = 3.6V		0	_	V _{DD} ×0.3		
Quadrupler	Capacitance	C ₁ , C ₂			_	0.1	_	μ F	
		V ₂			_	0.1	_		
Voltago Car	nacitanco	V ₃			_	0.1	_		
Voltage Capacitance		V ₄				0.1	_	μ F	
		V_{XT}				0.1			

- (Note 1) Crystal oscillation circuit is used for low-speed oscillator.
- (Note 2) Internal CR oscillator is used for low-speed oscillator.
- (Note 3) Crystal oscillation circuit is used for high-Speed oscillator.
- (Note 4) An RC oscillating circuit configured with an external R is used for the high-speed oscillator.

Oscillation

Characteristic	Symbol	Test condition	Min	Тур.	Max	Unit
OSC Starting Voltage (Low speed)	V _{STA1}	$T_{STA} = 10s$, $T_{opr} = 25$ °C	1.85	_	_	V
OSC Starting Voltage (High speed)	V _{STA2}	T _{STA} = 8ms	2.10	_	_	V
OSC Holding Voltage (Low speed)	V _{HOLD1}		1.65	_	_	V
OSC Holding Voltage (High speed)	V _{HOLD2}		1.90	_	_	V
Frequency of Internal CR OSC	fosc1	$V_{DD} = 3.0V$ (Note	1) 20	35	60	kHz
Frequency of High- Speed OSC	fosc2	V_{DD} = 3.0V R _f = 13.0k Ω (Note	2) –	2.0	_	MHz

- (Note 1) Internal CR oscillator for low-speed oscillator.
- (Note 2) An RC oscillating circuit configured with an external R is used for the high-speed oscillator.


DC CHARACTERISTICS

Characteristic	Symbol	Test condition		Min	Тур.	Max	Unit
Input Current (1)		$V_{DD} = 3.6V, V_{IN} = 0V$		- 500		500	nA
(IN1~4, IO01~04, IO11~14, IO21~24)	l _{IL1}	$V_{DD} = 3.6V, V_{IN}$	= 3.6V	6.43	9.0	15.0	μ A
Input Current (2)	l _{IH2L}	V _{DD} = 3.6V, V _{IN} = 0V Low Register side		- 120	- 72	- 51.4	^
(BRESET)	l _{IH2H}	V _{DD} = 3.6V, V _{IN} High Register sign		- 12	- 7.2	- 5.14	μ A
Input Current (3) (TEST)	I _{IL3}	V _{DD} = 3.6V, V _{IN}	= 3.6V	12.9	18.0	30.0	μ A
Output Current (1)	IOH1	$V_{DD} = 2.4V, V_{OH}$	_H = 1.9V	_	_	- 1.5	mA
(IO11~14, IO21~24)	lOL1	$V_{DD} = 2.4V, V_{OL}$	_= 0.5V	0.89	1.25	2.08	μ A
Output Current (2)	I _{OH2}	$V_{DD} = 2.4V, V_{OH} = 1.9V$		_	_	- 2.0	mΑ
(BZ)	lOL2	$V_{DD} = 2.4V$, V_{OL}	_= 0.5V	2.0		_	1117
Output Current (3) (SEGMENT)	ГОНЗ	V _{DD} = 3.0V, - V _{REG} = 1.125V,	V _{OH} = V ₄ – 0.5V	_		- 100	μ A
	lOL3	V ₂ = 2.25V, V ₃ = 3.375V, V ₄ = 4.5V	V _{OL} = 0.5V	100			
	IOM3		$V_{OM} = V_2 - 0.5V$	_		- 50	
Output Current (4) (COMMON)	¹ ОН4	- V _{DD} = 3.0V,	V _{OH} = V ₄ – 0.5V	_	1	- 100	
	lOL4	VDD = 3.0V, VREG = 1.125V, V2 = 2.25V, V3 = 3.375V, V4 = 4.5V	V _{OL} = 0.5V	100			μΑ
	I _{OM4}		$V_{OM} = V_3 - 0.5V$	_		- 50	
	I _{OM4}		V _{OM} = V ₁ + 0.5V	50		_	
Voltage Regulater	ge Regulater $\frac{V_{REG1}}{V_{DD}} = 3.0$		(Note 1)	1.075	1.125	1.175	V
Output	V _{REG2}	- 00 = 0.01	(Note 2)		1.8		
	V ₂	V _{DD} = 3.0V		2.05	2.25	2.25 2.45	
Quadrupler Output	V ₃	V _{REG} = 1.125V, Ta = 25°C		3.175	3.375	3.575	V
	V ₄			4.3	4.5	4.7	

(Note 1) Voltage regulator for quadrupler(Note 2) Voltage output regulator for low-speed oscillator


Characteristic	Symbol	Test condition		Min	Тур.	Max	Unit
	IDDOP	$V_{DD} = 3.0V, f_{H} = 2MHz$ $f_{I} = 32kHz$	Display ON	_	0.85	1.2	mA
Power Supply Current (1)	יסטטי 	At High speed operation	Display OFF	_	_	1.2	
∫ High-Speed Crystal \	IDDSLOW	$V_{DD} = 3.0V, f_L = 32kHz$	Display ON	_	17.0	24.0	
Oscillation Circuit /	-DD2FOAA	At Low speed operation	Display OFF	_		23.0	
(1)	IDDHOLD	$V_{DD} = 3.0V, f_{L} = 32kHz$	Display ON		5.5	11.0	μ A
Low-speed Crystal	DDITOLD	In HOLD mode	Display OFF	_		10.0	,
Oscillation Circuit /	IDDSTOP	V _{DD} = 3.0V In STOP mode		_	0.8	1.2	
Power Supply Current	IDDOP	$V_{DD} = 3.0V$, $f_H = 2MHz$ $f_L = 32kHz$	Display ON	_	0.85	1.5	mA
(2)	-DDOF	At high-speed operation	peration Display OFF — — —	1.5			
∫ High-Speed CR \	1	$V_{DD} = 3.0V, f_{L} = 32kHz$	Display ON	_	17.0	24.0	
Oscillation Circuit	IDDSLOW	At low-speed operation Di	Display OFF	_		23.0	
	Innualn	$V_{DD} = 3.0V, f_L = 32kHz$	Display ON	_	5.5	11.0	μΑ
 Low-Speed Crystal \	IDDHOLD	In HOLD mode	Display OFF	_	_	10.0	
Oscillation Circuit /	IDDSTOP	V _{DD} = 3.0V In STOP mode		_	0.8	1.2	
Power Supply Current	ower Supply Current IDDOP		Display ON	_	0.85	1.5	mA
(3)	-DDOF	f _L = Internal At high-speed operation	Display OFF	_	_	1.5	
/High-Speed CR \	la a a a a a a a a a a a a a a a a a a	$V_{DD} = 3.0V$, $f_L = Internal$	Display ON	_	23.0	40.0	
Oscillation Circuit	IDDSLOW	At low-speed operation Dis	Display OFF	_		39.0	
	IDDHOLD	$V_{DD} = 3.0V$, $f_L = Internal$	Display ON	_	6.5	14.0	μΑ
(Low-Speed CR		In HOLD mode	Display OFF	_	_	12.0	
Oscillation Circuit/	IDDSTOP	V _{DD} = 3.0V In STOP mode		_	0.8	1.4	

EXAMPLE OF APPLICATION CIRCUIT




- (*1) Either 1.5V or 3V can be selected as the supply voltage.
- (*2) Recommended high-speed oscillator circuit capacitor: 22pF
- (*3) Recommended low-speed oscillator circuit capacitor : 15pF
- (*4) Insert a $0.1\mu F$ capacitor between BRESET and VSS.

(*5) High-speed CR oscillator circuit (optional)




(*6) Low-speed CR oscillator circuit (optional)



(*7) Adjust between 0.1 to $1.0\mu\mathrm{F}$ depending on the size of the LCD panel used.


◆PACKAGE DIMENSIONS (1) P-QFP100-1420-0.65A

Unit: mm



Weight: 1.65g (Typ.)

(2) Bare chip 1. Pad assignment



2. Pad location table

 $(\times 10^{-3} \text{mm})$

No.	PAD NAME	X POINT	Y POINT
1	V ₁	– 2695	– 2031
100	V ₂	– 2695	- 1694
99	V ₃	- 2695	- 1514
98	V ₄	- 2695	– 1330
97	COM1	– 2695	- 1148
96	COM2	– 2695	- 968
95	COM3	– 2695	- 788
94	COM4	– 2695	- 608
93	COM5	– 2695	- 428
92	COM6	– 2695	- 248
91	COM7	– 2695	- 68
90	COM8	– 2695	112
89	S ₆₀ / COM9	- 2695	292
88	S ₅₉ / COM10	- 2695	472
87	S ₅₈	- 2695	652
86	S ₅₇	– 2695	832
85	S ₅₆	– 2695	1012
84	S ₅₅	– 2695	1192
83	S ₅₄	– 2695	1372
82	S ₅₃	– 2695	1552
81	S ₅₂	– 2695	1732
80	S ₅₁	– 269 5	2150
79	S ₅₀	– 2428	2427
78	S ₄₉	– 2248	2427
77	S ₄₈	– 2068	2427
76	S ₄₇	– 1888	2427
75	S ₄₆	– 1708	2427
74	S ₄₅	– 1528	2427
73	S ₄₄	– 1348	2427
72	S ₄₃	– 1168	2427
71	S ₄₂	- 988	2427
70	S ₄₁	- 808	2427
69	S ₄₀	- 628	2427
68	S ₃₉	- 448	2427
67	S ₃₈	– 268	2427
66	S ₃₇	- 88	2427

No.	PAD NAME	X POINT	Y POINT
65	s ₃₆	92	2427
64	S ₃₅	272	2427
63	S ₃₄	452	2427
62	S ₃₃	632	2427
61	S ₃₂	812	2427
60	S ₃₁	992	2427
59	s ₃₀	1172	2427
58	s ₃₀	1352	2427
57	S ₂₈	1532	2427
56	S ₂₇	1712	2427
55	S ₂₆	1892	2427
54	S ₂₅	2072	2427
53	S ₂₄	2252	2427
52	S ₂₃	2432	2427
51	S ₂₂	2695	2150
50	S ₂₁	2695	1733
49	S ₂₀	2695	1553
48	S ₁₉	2695	1373
47	S ₁₈	2695	1193
46	S ₁₇	2695	1013
45	S ₁₆	2695	833
44	S ₁₅	2695	653
43	S ₁₄	2695	473
42	\$ ₁₃	2695	293
41	S ₁₂	2695	113
40	S ₁₁	2695	– 67
39	S ₁₀	2695	– 252
38	Sg	2695	- 432
37	S8	2695	- 612
36	S ₇	2695	– 792
35	S ₆	2695	- 972
34	S ₅	2695	– 1152
33	S ₄	2695	- 1332
32	S ₃	2695	– 1512
31	S ₂	2695	– 1692
30	S ₁	2695	– 2031

	1	1	
No.	PAD NAME	X POINT	Y POINT
29	IO24	2444	- 2427
28	IO23	2264	- 2427
27	IO22	2084	- 2427
26	IO21	1904	- 2427
25	IO14	1724	- 2427
24	IO13	1544	- 2427
23	IO12	1364	- 2427
22	IO11	1184	- 2427
21	IO04	1004	- 2427
20	IO03	824	- 2427
19	1002	644	- 2427
18	IO01	464	- 2427
17	IN4	272	- 2427
16	IN3	92	- 2427
15	IN2	- 88	- 2427
14	IN1	- 268	- 2427
13	BZ	- 452	- 2427
12	TEST	- 633	- 2427
11	XHOUT	- 813	- 2427
10	XHIN	- 933	- 2427
9	V_{DD}	- 1202	- 2427
8	XLOUT	- 1408	- 2427
7	XLIN	– 1588	- 2427
6	BRESET	– 1768	- 2427
5	VXT	- 1948	- 2427
4	Vss	– 2116	- 2427
3	C ₂	- 2281	- 2427
2	C ₁	– 2461	- 2427