Advance Information

MPC857TEC/D Rev. 0.4, 5/2003

MPC857T Hardware Specifications





This document provides detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC857T (refer to Table 1). The MPC857T contains a PowerPCTM processor core. This document contains the following topics:

Topic	Page
Part I, "Overview"	1
Part II, "Features"	2
Part III, "Maximum Tolerated Ratings"	6
Part IV, "Thermal Characteristics"	7
Part V, "Power Dissipation"	8
Part VI, "DC Characteristics"	9
Part VII, "Thermal Calculation and Measurement"	10
Part VIII, "Layout Practices"	12
Part IX, "Bus Signal Timing"	13
Part X, "IEEE 1149.1 Electrical Specifications"	40
Part XI, "CPM Electrical Characteristics"	41
Part XII, "UTOPIA AC Electrical Specifications"	64
Part XIII, "FEC Electrical Characteristics"	65
Part XIV, "Mechanical Data and Ordering Information"	68
Part XV, "Document Revision History	81

Part I Overview

The MPC857T is a derivative of Motorola's MC68360 Quad Integrated Communications Controller (QUICCTM) and part of the PowerQUICCTM family of devices. It is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC8577T provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

The CPU on the MPC857T is a 32-bit MPC8xx core that incorporates memory management units (MMUs) and instruction and data caches. The communications processor module (CPM) from the MC68360 QUICC has been enhanced by the addition of the inter-integrated controller (I²C) channel. The memory controller has been enhanced, enabling the MPC857T

Features

to support any type of memory, including high-performance memories and new types of DRAMs. A PCMCIA socket controller supports up to two sockets. A real-time clock has also been integrated.

Table 1 shows the functionality supported by the MPC857T and MPC857DSL.

Table 1. MPC857T Functionality

	Ca	nche	Ethe		
Part	Instruction Cache	Data Cache	10T	10/100	scc
MPC857T	4 Kbyte	4 Kbyte	Up to 4	1	1
MPC857DSL	4 Kbyte	4 Kbyte	Up to 4	1	1

Unless otherwise specified, the PowerQUICC unit is referred to as the MPC857T in this document.

Part II Features

The following list summarizes the key MPC857T features:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch, without conditional execution
 - 4-Kbyte data cache and 4- Kbyte instruction cache (see Table 1).
 - 4-Kbyte instruction cache is two-way, set-associative with 128 sets.
 - 4-Kbyte data cache is two-way, set-associative with 128 sets.
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
 - MMU with 32-entry TLB, fully associative instruction and data TLBs
 - MMU supports multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
 - Advanced on-chip-emulation debug mode
- The MPC857T provides enhanced ATM functionality over that of the MPC860SAR. The MPC857T adds major new features available in "enhanced SAR" (ESAR) mode, including the following:
 - Multiple APC priority levels available to support a range of traffic pace requirements
 - Port-to-port switching capability without the need for RAM-based microcode
 - Simultaneous MII (100Base-T) and UTOPIA (half-duplex) capability
 - Optional statistical cell counters per PHY
 - Parameter RAM for both SPI and I²C can be relocated without RAM-based microcode.
 - Supports full-duplex UTOPIA master (ATM side) operation using a "split" bus
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- 32 address lines
- Operates at up to 80 MHz
- Memory controller (eight banks)

- Contains complete dynamic RAM (DRAM) controller
- Each bank can be a chip select or \overline{RAS} to support a DRAM bank
- Up to 30 wait states programmable per memory bank
- Glueless interface to DRAM, SIMMS, SRAM, EPROMs, flash EPROMs, and other memory devices.
- DRAM controller programmable to support most size and speed memory interfaces
- Four \overline{CAS} lines, four \overline{WE} lines, one \overline{OE} line
- Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
- Variable block sizes (32 Kbyte–256 Mbyte)
- Selectable write protection
- On-chip bus arbitration logic
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers
 - Gate mode can enable/disable counting
 - Interrupt can be masked on reference match and event capture
- Fast Ethernet controller (FEC)
 - Simultaneous MII (100Base-T) and UTOPIA operation when using the UTOPIA multiplexed bus.
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog
 - Periodic interrupt timer (PIT)
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)
- Interrupts
 - Seven external interrupt request (IRQ) lines
 - 12 port pins with interrupt capability
 - 20 internal interrupt sources
 - Programmable highest priority request
- Communications processor module (CPM)
 - RISC controller
 - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
 - Supports continuous mode transmission and reception on all serial channels
 - Up to 8-Kbytes of dual-port RAM
 - 10 serial DMA (SDMA) channels
 - Three parallel I/O registers with open-drain capability
- Four baud rate generators

Features

- Independent (can be connected to any SCC or SMC)
- Allow changes during operation
- Autobaud support option
- One SCC (serial communication controller) (The MPC857DSL supports ethernet only)
 - Serial ATM capability
 - Ethernet/IEEE 802.3 supporting full 10-Mbps operation
 - HDLC/SDLC
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Asynchronous HDLC to support PPP (point-to-point protocol)
 - AppleTalk
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Serial infrared (IrDA)
 - Binary synchronous communication (BISYNC)
 - Totally transparent (bit streams)
 - Totally transparent (frame based with optional cyclic redundancy check (CRC))
- Two SMCs (serial management channels) (The MPC857DSL has one SMC, for UART)
 - UART
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division multiplexed (TDM) channel
- One serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multiple-master operation on the same bus
- One inter-integrated circuit (I²C) port
 - Supports master and slave modes
 - Multiple-master environment support
- Time-slot assigner (TSA) (The MPC857DSL does not have the TSA)
 - Allows SCC and SMCs to run in multiplexed and/or non-multiplexed operation
 - Supports T1, CEPT, PCM highway, user defined
 - 1- or 8-bit resolution
 - Allows independent transmit and receive routing, frame synchronization, clocking
 - Allows dynamic changes
 - Can be internally connected to three serial channels (one SCC and two SMCs)
- Parallel interface port (PIP)
 - Centronics interface support
 - Supports fast connection between compatible ports on MPC857T or MC68360
- PCMCIA interface
 - Master (socket) interface, release 2.1 compliant
 - Supports two independent PCMCIA sockets

- 8 memory or I/O windows supported
- Low power support
 - Full on-All units fully powered
 - Doze—Core functional units disabled except time base decrementer, PLL, memory controller, RTC, and CPM in low-power standby
 - Sleep—All units disabled except RTC, PIT, time base, and decrementer with PLL active for fast wake up
 - Deep sleep—All units disabled including PLL except RTC, PIT, time base, and decrementer.
 - Power down mode All units powered down except PLL, RTC, PIT, time base and decrementer
- Debug interface
 - Eight comparators: four operate on instruction address, two operate on data address, and two
 operate on data
 - Supports conditions: = ≠ < >
 - Each watchpoint can generate a break point internally
- 3.3 V operation with 5-V TTL compatibility except EXTAL and EXTCLK
- 357-pin ball grid array (BGA) package

The MPC857T is comprised of three modules that each use the 32-bit internal bus—the MPC8xx core, the system integration unit (SIU), and the communication processor module (CPM). The MPC857T block diagram is shown in Figure 1.




Figure 1. MPC857T Block Diagram

NOTE

The MPC857DSL does not contain SMC2 nor the Time Slot Assigner, and provides eight SDMA channels.

Part III Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC857T. Table 2 provides the maximum ratings.

Table 2. Maximum Tolerated Ratings

(GND = 0V)

Rating	Symbol	Value	Unit
Supply voltage ¹	VDDH	-0.3 to 4.0	V
	VDDL	-0.3 to 4.0	V
	KAPWR	-0.3 to 4.0	V
	VDDSYN	-0.3 to 4.0	V
Input voltage ²	V _{in}	GND-0.3 to VDDH	V
Temperature ³ (standard)	T _{A(min)}	0	°C
	T _{j(max)}	95	°C
Temperature ³ (extended)	T _{A(min)}	-40	°C
	T _{j(max)}	105	°C
Storage temperature range	T _{stg}	-55 to +150	°C

The power supply of the device must start its ramp from 0.0 V.

Caution: All inputs cannot be more than 2.5 V greater than the supply voltage. This restriction applies to power-up and normal operation (that is, if the MPC857T is unpowered, voltage greater than 2.5 V must not be applied to its inputs).

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}).

Part IV Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC857T.

Functional operating conditions are provided with the DC electrical specifications in Table 5. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

 $^{^3}$ Minimum temperatures are guaranteed as ambient temperature, T_A . Maximum temperatures are guaranteed as junction temperature, T_i .

Table 3. MPC857T Thermal Resistance Data

Rating	Envi	Symbol	Value	Unit	
Junction to ambient ¹	Natural Convection	Single layer board (1s)	R _{0JA} ²	40	°C/W
		Four layer board (2s2p)	R _{0JMA} 3	25	
	Air flow (200 ft/min)	Single layer board (1s)	R _{0JMA} ³	32	
		Four layer board (2s2p)	R _{0JMA} ³	21	
Junction to board 4			$R_{\theta JB}$	15	
Junction to case 5			$R_{\theta JC}$	7	
Junction to package top ⁶	Natural Convection		Ψ_{JT}	2	
	Air flow (200 ft/min)		Ψ_{JT}	3	

Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

Part V Power Dissipation

Table 4 provides power dissipation information. The modes are 1:1, where CPU and bus speeds are equal, and 2:1 mode, where CPU frequency is twice bus speed.

Table 4. Power Dissipation (P_D)

Die Revision	Frequency	Typical ¹	Maximum ²	Unit
0	50 MHz	656	735	mW
(1:1 Mode)	66 MHz	TBD	TBD	mW
0	66 MHz	722	762	mW
(2:1 Mode)	80 MHz	851	909	mW

¹ Typical power dissipation is measured at 3.3V.

NOTE

Values in Table 4 represent VDDL based power dissipation and do not include I/O power dissipation over VDDH. I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

³ Per JEDEC JESD51-6 with the board horizontal.

Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.

⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

² Maximum power dissipation is measured at 3.5V.

Part VI DC Characteristics

Table 5 provides the DC electrical characteristics for the MPC857T.

Table 5. DC Electrical Specifications

Characteristic	Symbol	Min	Max	Uni t
Operating voltage at 40 MHz or less	VDDH, VDDL, VDDSYN	3.0	3.6	٧
	KAPWR (power-down mode)	2.0	3.6	٧
	KAPWR (all other operating modes)	VDDH - 0.4	VDDH	V
Operating voltage greater than 40 MHz	VDDH, VDDL, KAPWR, VDDSYN	3.135	3.465	V
	KAPWR (power-down mode)	2.0	3.6	٧
	KAPWR (all other operating modes)	VDDH - 0.4	VDDH	V
Input High Voltage (all inputs except EXTAL and EXTCLK)	VIH	2.0	5.5	٧
Input Low Voltage	VIL	GND	0.8	٧
EXTAL, EXTCLK Input High Voltage	VIHC	0.7*(VCC)	VCC+0.3	٧
Input Leakage Current, Vin = 5.5V (Except TMS, TRST, DSCK and DSDI pins)	l _{in}	_	100	μΑ
Input Leakage Current, Vin = 3.6V (Except TMS, TRST, DSCK, and DSDI)	I _{In}	_	10	μΑ
Input Leakage Current, Vin = 0V (Except TMS, TRST, DSCK and DSDI pins)	I _{In}	_	10	μΑ
Input Capacitance ¹	C _{in}	_	20	pF
Output High Voltage, IOH = -2.0 mA, VDDH = 3.0V Except XTAL, XFC, and Open drain pins	VOH	2.4	_	V
Output Low Voltage IOL = 2.0 mA (CLKOUT) IOL = 3.2 mA ² IOL = 5.3 mA ³ IOL = 7.0 mA (TXD1/PA14, PA12) IOL = 8.9 mA (TS, TA, TEA, BI, BB, HRESET, SRESET)	VOL	_	0.5	V

¹ Input capacitance is periodically sampled.

A(0:31), TSIZO/REG, TSIZ1, D(0:31), DP(0:3)/IRQ(3:6), RD/WR, BURST, RSV/IRQ2, IP_B(0:1)/IWP(0:1)/VFLS(0:1), IP_B2/IOIS16_B/AT2, IP_B3/IWP2/VF2, IP_B4/LWP0/VF0, IP_B5/LWP1/VF1, IP_B6/DSDI/AT0, IP_B7/PTR/AT3, RXD1 /PA15, PA13, PA11, PA10, L1TXDA/PA9, L1RXDA/PA8, TIN1/L1RCLKA/BRGO1/CLK1/PA7, BRGCLK1/TOUT1/CLK2/PA6, TIN2/L1TCLKA/BRGO2/CLK3/PA5, TOUT2/CLK4/PA4, TIN3/BRGO3/CLK5/PA3, BRGCLK2/TOUT3/CLK6/PA2, TIN4/BRGO4/CLK7/PA1, TOUT4/CLK8/PA0, REJCT1/SPISEL/PB31, SPICLK/PB30, SPIMOSI/PB29, BRGO4/SPIMISO/PB28, BRGO1/I2CSDA/PB27, BRGO2/I2CSCL/PB26, SMTXD1/PB25, SMRXD1/PB24, SMSYN1/SDACK1/PB23, SMSYN2/SDACK2/PB22, SMTXD2/PB21, SMRXD2/L1CLKOA/PB20, L1ST1/RTS1/PB19, L1ST2/PB18, L1ST3/PB17, L1ST4/L1RQA/PB16, BRGO3/PB15, RSTRT1/PB14, L1ST1/RTS1/DREQ0/PC15, L1ST2/DREQ1/PC14, L1ST3/PC13, L1ST4/L1RQA/PC12, CTS1/PC11, TGATE1/CD1/PC10, PC9, TGATE2/PC8, SDACK2/PC7, PC6, SDACK1/L1TSYNCA/PC5, L1RSYNCA/PC4, PD15, PD14, PD13, PD12, PD11, PD10, PD9, PD8, PD5, PD6, PD7, PD4, PD3, MII_MDC, MII_TX_ER, MII_EN, MII_MDIO, MII_TXD[0:3]

BDIP/GPL_B(5), BR, BG, FRZ/IRQ6, CS(0:5), CS(6)/CE(1)_B, CS(7)/CE(2)_B, WE0/BS_B0/IORD, WE1/BS_B1/IOWR, WE2/BS_B2/PCOE, WE3/BS_B3/PCWE, BS_A(0:3), GPL_A0/GPL_B0, OE/GPL_A1/GPL_B1, GPL_A(2:3)/GPL_B(2:3)/CS(2:3), UPWAITA/GPL_A4, UPWAITB/GPL_B4, GPL_A5, ALE_A, CE1_A, CE2_A, ALE_B/DSCK/AT1, OP(0:1), OP2/MODCK1/STS, OP3/MODCK2/DSDO, BADDR(28:30)

Part VII Thermal Calculation and Measurement

For the following discussions, P_D = (VDD x IDD) + PI/O, where PI/O is the power dissipation of the I/O drivers.

7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in °C can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_A = ambient temperature °C

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value which provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity T_J - T_A) are possible.

7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta IA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see Figure 2.




Figure 2. Effect of Board Temperature Rise on Thermal Behavior

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W)

 T_B = board temperature °C

 P_D = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{IT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package

 P_D = power dissipation in package

The thermal characterization parameter is measured per JESD51-2 specification published by JEDEC using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

7.6 References

Semiconductor Equipment and Materials International (415) 964-5111 805 East Middlefield Rd Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) specifications 800-854-7179 or (Available from Global Engineering Documents) 303-397-7956

JEDEC Specifications http://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- 2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

Part VIII Layout Practices

Each V_{CC} pin on the MPC857T should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 μ F by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC857T have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Part IX Bus Signal Timing

Table 6 provides the bus operation timing for the MPC857T at 33 MHz, 40 Mhz, 50 MHz and 66 Mhz.

The maximum bus speed supported by the MPC857T is 66 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC857T used at 80MHz must be configured for a 40 MHz bus).

The timing for the MPC857T bus shown assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays.

Table 6. Bus Operation Timings											
Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
B1	CLKOUT period	30.30	30.30	25.00	30.30	20.00	30.30	15.15	30.30	ns	
Dia	EVECLIV to CLIVOLIT phage alread	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00		

EXTCLK to CLKOUT phase skew -0.90 0.90 -0.90 0.90 -0.90 0.90 -0.90 0.90 ns (EXTCLK > 15 MHz and MF <= 2) EXTCLK to CLKOUT phase skew -2.302.30 -2.302.30 -2.302.30 -2.302.30 ns (EXTCLK > 10 MHz and MF < 10) B₁c CLKOUT phase jitter (EXTCLK > 15 -0.600.60 -0.60 0.60 -0.600.60 -0.60 0.60 MHz and MF \leq = 2) ¹ CLKOUT phase jitter1 B₁d -2.00 2.00 -2.00 2.00 -2.00 2.00 -2.00 2.00 ns CLKOUT frequency jitter (MF < 10) 1 0.50 B₁e 0.50 0.50 0.50 % B₁f CLKOUT frequency jitter (10 < MF < 2.00 2.00 2.00 2.00 % 500) ¹ CLKOUT frequency jitter (MF > 500) 1 B₁g 3.00 3.00 3.00 3.00 % Frequency jitter on EXTCLK ² B₁h 0.50 0.50 0.50 0.50 % CLKOUT pulse width low 12.12 10.00 8.00 6.06 ns **B**3 CLKOUT width high 12.12 10.00 8.00 6.06 ns B4 CLKOUT rise time 3 4.00 4.00 4.00 4.00 ns CLKOUT fall time³ B5³³ 4.00 4.00 4.00 4.00 ns CLKOUT to A(0:31), BADDR(28:30), 7.58 6.25 5.00 3.80 ns RD/WR, BURST, D(0:31), DP(0:3) invalid CLKOUT to TSIZ(0:1), REG, RSV, 7.58 6.25 5.00 3.80 ns AT(0:3), BDIP, PTR invalid

Bus Signal TimingReferences

Table 6. Bus Operation Timings (continued)

Mirma	Characteristic	33 I	ИНz	40 MHz		50 MHz		66 MHz		Unit
Num	Cnaracteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B7b	CLKOUT to \overline{BR} , \overline{BG} , FRZ, VFLS(0:1), VF(0:2) IWP(0:2), LWP(0:1), \overline{STS} invalid 4	7.58	_	6.25	_	5.00	_	3.80	_	ns
B8	CLKOUT to A(0:31), BADDR(28:30) RD/WR, BURST, D(0:31), DP(0:3) valid	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.04	ns
B8a	CLKOUT to TSIZ(0:1), REG, RSV, AT(0:3) BDIP, PTR valid	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.04	ns
B8b	CLKOUT to BR, BG, VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), STS Valid ⁴	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.04	ns
В9	CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV, AT(0:3), PTR High-Z	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.04	ns
B11	CLKOUT to TS, BB assertion	7.58	13.58	6.25	12.25	5.00	11.00	3.80	11.29	ns
B11 a	CLKOUT to TA, BI assertion (when driven by the memory controller or PCMCIA interface)	2.50	9.25	2.50	9.25	2.50	9.25	2.50	9.75	ns
B12	CLKOUT to \overline{TS} , \overline{BB} negation	7.58	14.33	6.25	13.00	5.00	11.75	3.80	8.54	ns
B12 a	CLKOUT to TA, BI negation (when driven by the memory controller or PCMCIA interface)	2.50	11.00	2.50	11.00	2.50	11.00	2.50	9.00	ns
B13	CLKOUT to TS, BB High-Z	7.58	21.58	6.25	20.25	5.00	19.00	3.80	14.04	ns
B13 a	CLKOUT to TA, BI High-Z (when driven by the memory controller or PCMCIA interface)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B14	CLKOUT to TEA assertion	2.50	10.00	2.50	10.00	2.50	10.00	2.50	9.00	ns
B15	CLKOUT to TEA High-Z	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B16	TA, BI valid to CLKOUT (setup time)	9.75	_	9.75	_	9.75	_	6.00	_	ns
B16 a	TEA, KR, RETRY, CR valid to CLKOUT (setup time)	10.00	_	10.00	_	10.00	_	4.50	_	ns
B16 b	$\overline{\rm BB}, \overline{\rm BG}, \overline{\rm BR},$ valid to CLKOUT (setup time) 5	8.50	_	8.50	_	8.50	_	4.00	_	ns
B17	CLKOUT to TA, TEA, BI, BB, BG, BR valid (hold time).	1.00	_	1.00	_	1.00	_	2.00	_	ns
B17 a	CLKOUT to KR, RETRY, CR valid (hold time)	2.00	_	2.00	_	2.00	_	2.00	_	ns
B18	D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) ⁶	6.00	_	6.00	_	6.00	_	6.00	_	ns

Table 6. Bus Operation Timings (continued)

Manage	Ob and adminding	33 1	ИНz	40 I	ИНz	50 I	ИНz	66 1	ИНz	11
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B19	CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) ⁶	1.00	_	1.00	_	1.00	_	2.00	_	ns
B20	D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) ⁷	4.00	_	4.00	_	4.00	_	4.00	_	ns
B21	CLKOUT falling edge to D(0:31), DP(0:3) valid (hold Time) ⁷	2.00	ı	2.00	_	2.00	_	2.00	_	ns
B22	CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.04	ns
B22 a	CLKOUT falling edge to $\overline{\text{CS}}$ asserted GPCM ACS = 10, TRLX = 0	ı	8.00	ı	8.00	1	8.00	_	8.00	ns
B22 b	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.54	ns
B22 c	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1	10.86	17.99	8.88	16.00	7.00	14.13	5.18	12.31	ns
B23	CLKOUT rising edge to $\overline{\text{CS}}$ negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0	2.00	8.00	2.00	8.00	2.00	8.00	2.00	8.00	ns
B24	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 0.	5.58	-	4.25	_	3.00	_	1.79	_	ns
B24 a	A(0:31) and BADDR(28:30) to $\overline{\text{CS}}$ asserted GPCM ACS = 11 TRLX = 0	13.15	_	10.50	_	8.00	_	5.58	_	ns
B25	CLKOUT rising edge to $\overline{\text{OE}}$, $\overline{\text{WE}}$ (0:3) asserted	_	9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to OE negated	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to $\overline{\text{CS}}$ asserted GPCM ACS = 10, TRLX = 1	35.88	_	29.25	_	23.00	_	16.94	_	ns
B27 a	A(0:31) and BADDR(28:30) to $\overline{\text{CS}}$ asserted GPCM ACS = 11, TRLX = 1	43.45	-	35.50	_	28.00	_	20.73	_	ns
B28	CLKOUT rising edge to \overline{WE} (0:3) negated GPCM write access CSNT = 0	_	9.00	_	9.00	_	9.00	_	9.00	ns
B28 a	CLKOUT falling edge to $\overline{WE}(0:3)$ negated GPCM write access TRLX = 0, CSNT = 1, EBDF = 0	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.54	ns
B28 b	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0	_	14.33	_	13.00	_	11.75	_	10.54	ns
B28 c	CLKOUT falling edge to WE(0:3) negated GPCM write access TRLX = 0, CSNT = 1 write access TRLX = 0, CSNT = 1, EBDF = 1	10.86	17.99	8.88	16.00	7.00	14.13	5.18	12.31	ns

Bus Signal TimingReferences

Table 6. Bus Operation Timings (continued)

Nivers	Ohavastavistis	33 I	MHz	40 I	ИНz	50 I	ИНz	66 I	MHz	I I an i A
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B28 d	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1	_	17.99	_	16.00	_	14.13	_	12.31	ns
B29	WE(0:3) negated to D(0:31), DP(0:3) High-Z GPCM write access, CSNT = 0, EBDF = 0	5.58	_	4.25	_	3.00	_	1.79	_	ns
B29 a	WE(0:3) negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 0	13.15	_	10.5	_	8.00	_	5.58	_	ns
B29 b	CS negated to D(0:31), DP(0:3), High Z GPCM write access, ACS = 00, TRLX = 0 & CSNT = 0	5.58	_	4.25	_	3.00	_	1.79	_	ns
B29 c	CS negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11 EBDF = 0	13.15	_	10.5	_	8.00	_	5.58	_	ns
B29 d	WE(0:3) negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0	43.45	_	35.5	_	28.00	_	20.73	_	ns
B29 e	CS negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11 EBDF = 0	43.45	_	35.5	_	28.00	_	29.73	_	ns
B29f	WE(0:3) negated to D(0:31), DP(0:3) High Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 1	8.86	_	6.88	_	5.00	_	3.18	_	ns
B29 9	CS negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 1	8.86	_	6.88	_	5.00	_	3.18	_	ns
B29 h	WE(0:3) negated to D(0:31), DP(0:3) High Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 1	38.67	_	31.38	_	24.50	_	17.83	_	ns
B29i	CS negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1	38.67	_	31.38	_	24.50	_	17.83	_	ns
B30	CS, WE(0:3) negated to A(0:31), BADDR(28:30) Invalid GPCM write access ⁸	5.58	_	4.25	_	3.00	_	1.79	_	ns
B30 a	WE(0:3) negated to A(0:31), BADDR(28:30) Invalid GPCM, write access, TRLX = 0, CSNT = 1, CS negated to A(0:31) invalid GPCM write access TRLX = 0, CSNT = 1 ACS = 10, or ACS == 11, EBDF = 0	13.15	_	10.50	_	8.00	_	5.58	_	ns

Table 6. Bus Operation Timings (continued)

Nume	Ohawa atawiatia	33 I	ИНz	40 I	ИНz	50 I	ИНz	66 I	ИНz	11
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B30 b	WE(0:3) negated to A(0:31) Invalid GPCM BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT = 1. \overline{CS} negated to A(0:31) Invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10, or ACS == 11 EBDF = 0	43.45	I	35.50	ı	28.00	_	20.73	_	ns
B30 c	$\overline{\text{WE}}$ (0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 0, CSNT = 1. $\overline{\text{CS}}$ negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1 ACS = 10, ACS == 11, EBDF = 1	8.36		6.38	ı	4.50	_	2.68	_	ns
B30 d	WE(0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access TRLX = 1, CSNT =1, CS negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or 11, EBDF = 1	38.67	-	31.38	-	24.50	_	17.83	_	ns
B31	CLKOUT falling edge to $\overline{\text{CS}}$ valid - as requested by control bit CST4 in the corresponding word in the UPM	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B31 a	CLKOUT falling edge to $\overline{\text{CS}}$ valid - as requested by control bit CST1 in the corresponding word in the UPM	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.54	ns
B31 b	CLKOUT rising edge to $\overline{\text{CS}}$ valid - as requested by control bit CST2 in the corresponding word in the UPM	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B31 c	CLKOUT rising edge to $\overline{\text{CS}}$ valid- as requested by control bit CST3 in the corresponding word in the UPM	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.04	ns
B31 d	CLKOUT falling edge to \overline{CS} valid, as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1	13.26	17.99	11.28	16.00	9.40	14.13	7.58	12.31	ns
B32	CLKOUT falling edge to BS valid- as requested by control bit BST4 in the corresponding word in the UPM	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B32 a	CLKOUT falling edge to \overline{BS} valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.54	ns
B32 b	CLKOUT rising edge to \overline{BS} valid - as requested by control bit BST2 in the corresponding word in the UPM	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns

Bus Signal TimingReferences

Table 6. Bus Operation Timings (continued)

Nivers	Ohavaataviatia	33 I	ИНz	40 I	ИНz	50 I	MHz	66	MHz	I I an i A
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B32 c	CLKOUT rising edge to BS valid - as requested by control bit BST3 in the corresponding word in the UPM	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.54	ns
B32 d	CLKOUT falling edge to \overline{BS} valid- as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1	13.26	17.99	11.28	16.00	9.40	14.13	7.58	12.31	ns
B33	CLKOUT falling edge to GPL valid - as requested by control bit GxT4 in the corresponding word in the UPM	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B33 a	CLKOUT rising edge to GPL Valid - as requested by control bit GxT3 in the corresponding word in the UPM	7.58	14.33	6.25	13.00	5.00	11.75	3.80	10.54	ns
B34	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{CS}}$ valid - as requested by control bit CST4 in the corresponding word in the UPM	5.58	_	4.25	_	3.00	_	1.79	_	ns
B34 a	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{CS}}$ valid - as requested by control bit CST1 in the corresponding word in the UPM	13.15	_	10.50	_	8.00	_	5.58	_	ns
B34 b	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{CS}}$ valid - as requested by CST2 in the corresponding word in UPM	20.73	_	16.75	_	13.00	_	9.36	_	ns
B35	A(0:31), BADDR(28:30) to $\overline{\text{CS}}$ valid - as requested by control bit BST4 in the corresponding word in the UPM	5.58	_	4.25	_	3.00	_	1.79	_	ns
B35 a	A(0:31), BADDR(28:30), and D(0:31) to BS valid - As Requested by BST1 in the corresponding word in the UPM	13.15	_	10.50	_	8.00	_	5.58	_	ns
B35 b	A(0:31), BADDR(28:30), and D(0:31) to BS valid - as requested by control bit BST2 in the corresponding word in the UPM	20.73	_	16.75	_	13.00	_	9.36	_	ns
B36	A(0:31), BADDR(28:30), and D(0:31) to GPL valid as requested by control bit GxT4 in the corresponding word in the UPM	5.58	_	4.25	_	3.00	_	1.79	_	ns
B37	UPWAIT valid to CLKOUT falling edge	6.00	_	6.00	_	6.00	_	6.00	_	ns
B38	CLKOUT falling edge to UPWAIT valid	1.00	_	1.00	_	1.00	_	1.00	_	ns
B39	AS valid to CLKOUT rising edge ¹⁰	7.00	_	7.00	_	7.00	_	7.00	_	ns

Table 6. Bus Operation Timings (continued)

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge	7.00	_	7.00	_	7.00	_	7.00	_	ns
B41	TS valid to CLKOUT rising edge (setup time)	7.00	_	7.00	_	7.00	_	7.00	_	ns
B42	CLKOUT rising edge to TS valid (hold time)	2.00	_	2.00	_	2.00	_	2.00	_	ns
B43	AS negation to memory controller signals negation	_	TBD	_	TBD	_	TBD	_	TBD	ns

Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

Figure 3 is the control timing diagram.

² If the rate of change of the frequency of EXTAL is slow (l.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (l.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.

³ The timings specified in B4 and B5 are based on full strength clock.

⁴ The timing for \overline{BR} output is relevant when the MPC857T is selected to work with external bus arbiter. The timing for \overline{BG} output is relevant when the MPC857T is selected to work with internal bus arbiter.

⁵ The timing required for \overline{BR} input is relevant when the MPC857T is selected to work with internal bus arbiter. The timing for \overline{BG} input is relevant when the MPC857T is selected to work with external bus arbiter.

⁶ The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

⁷ The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

⁸ The timing B30 refers to \overline{CS} when ACS = 00 and to $\overline{WE}(0:3)$ when CSNT = 0.

The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 18.

¹⁰ The $\overline{\text{AS}}$ signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 21.

