

# **GAL 20RA10**

High Performance E<sup>2</sup>CMOS® Generic Array Logic™

#### **FEATURES**

- HIGH PERFORMANCE E<sup>2</sup>CMOS TECHNOLOGY
  - 15 ns Maximum Propagation Delay
  - Fmax = 50 MHz
- 15 ns Maximum from Clock Input to Data Output
- -- TTL Compatible 8 mA Outputs
- UltraMOS® III Advanced CMOS Technology
- Internal Pull-Up Resistor on all Pins
- 50% REDUCTION IN POWER
- 100 mA MAX I
- · E2 CELL TECHNOLOGY
  - Reconfigurable Logic
- --- Reprogrammable Cells
- 100% Tested/Guaranteed 100% Yields
- High Speed Electrical Erasure (<50ms)
- 20 Year Data Retention
- · TEN OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs Registered or Combinational with Polarity
- Individually Programmable Macrocell Functions:

**Product Term Clock** 

**Asynchronous Reset** 

**Asynchronous Preset** 


- **Output Enable**
- Common Output Enable & Preload Functions
- · PRELOAD AND POWER-ON RESET OF ALL REGISTERS
- 100% Functional Testablity
- ELECTRONIC SIGNATURE FOR IDENTIFICATION


#### DESCRIPTION

The GAL®20RA10, at 15 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest performance available of any 20RA10 device on the market. CMOS circuitry allows the GAL20RA10 to consume just 100 mA maximum I<sub>cc</sub> which represents a 50% savings in power when compared to its bipolar counterparts. The E<sup>2</sup> technology offers high speed (50ms) erase times providing the ability to reprogram or reconfigure the devices quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL20RA10 is fully function/fuse map/parametric compatible with bipolar and CMOS 20RA10 devices.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, LATTICE guarantees 100% field programmability and functionality of all GAL products. LATTICE also guarantees 100 erase/ rewrite cycles and that data retention exceeds 20 years.





Copyright @1990 Lattice Semiconductor Corp. GAL, E\*CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. Generic Array Logic is a trademark of Lattice Semiconductor Corp. PAL is a registered trademark of Advanced Micro Devices, Inc. The specifications and information herein are subject to change without notice.



### ABSOLUTE MAXIMUM RATINGS

Supply voltage  $V_{cc}$  —-5 to +7V Input voltage applied —-2.5 to  $V_{cc}$  +1.0V Off-state output voltage applied —-2.5 to  $V_{cc}$  +1.0V Storage Temperature —-65 to 125°C

 Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

### **SWITCHING TEST CONDITIONS**

Input Puise Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

Tri-state levels are measured 0.5V from steady-state active level.

COMM	ERCIAL	INDUS	TRIAL	MILI	TARY
R,	R <sub>2</sub>	R,	R <sub>2</sub>	R,	R <sub>2</sub>
470	390	470	390	470	390

#### AC Test Conditions:


Cond. 1) R, per table; C, = 50pF; R, per above table

Cond. 2) Active High  $R_1 = \infty$ ; Active Low  $R_1$  per table;

C<sub>1</sub> = 50pF; R<sub>2</sub> per above table

Cond. 3) Active High  $R_1 = \infty$ ; Active Low  $R_1$  per table;

C<sub>1</sub> = 5pF; R<sub>2</sub> per above table



CL INCLUDES JIG AND PROBE TOTAL CAPACITANCE


### CAPACITANCE (T<sub>a</sub> = 25 C, f = 1.0 MHz)

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C,	Input Capacitance	8	pF	$V_{cc} = 5.0V, V_i = 2.0V$
CIVOVO	I/O/Q Capacitance	10	рF	$V_{CC} = 5.0V, V_{I/O/Q} = 2.0V$

<sup>\*</sup>Guaranteed but not 100% tested.



### GAL20RA10 LOGIC DIAGRAM





### **ELECTRICAL CHARACTERISTICS**

### GAL20RA10-15L Commercial

### Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	loL = Max.			0.5	V
Vон	Output High Voltage	Іон = Мах.	2.4	_	_	V
lil, li/o/ql¹	Leakage Current Low	V <sub>IL</sub> = 0V			-100	μА
lih, li/o/qh	Leakage Current High	V <sub>IH</sub> ≥ 3.5V		_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5V T = 25° C	-50	_	-135	mA
Icc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 15MHz		75	100	mA

<sup>1)</sup> The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

## DC RECOMMENDED OPERATING CONDITIONS GAL20RA10-15L Commercial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	0	75	°C
Vcc	Supply Voltage	4.75	5.25	V
VIL	Input Low Voltage	Vss - 0.5	0.8	V
ViH	Input High Voltage	2.0	Vcc+1	V
lol	Low Level Output Current		8	mA
Іон	High Level Output Current		-3.2	mA

<sup>2)</sup> One output at a time for a maximum duration of one second. Vour = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.



### **SWITCHING CHARACTERISTICS**

### GAL20RA10-15L Commercial

#### **Over Recommended Operating Conditions**

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
<b>t</b> pd	1	l, i/O	0	Input or Feedback to Combinational Output	1		15	ns
tco	2	I, I/O	Q	Input Clock to Registered Output	1		15	ns
ten/dis	3	I, I/O	O, Q	Input to Output Enable/Disable	2,3		15	ns
ten/dis	4	1	O, Q	Pin 13 to Output Enable/Disable	2,3	-	12	ns
tar/ap	5	l, I/O	Q	Asynchronous Register Reset/Preset	1		15	ns


<sup>1)</sup> Refer to Switching Test Conditions section.

### AC RECOMMENDED OPERATING CONDITIONS GAL20RA10-15L Commercial

PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	мах.	UNITS
f "	6	Clock Frequency without Feedback¹ = 1/(t <sub>wh</sub> +t <sub>w</sub> )	_	0	50.0	MHz
†clk	7	Clock Frequency with Feedback <sup>1</sup> = 1/(t <sub>su</sub> +t <sub>∞</sub> )		0	45.0	MHz
<b>t</b> su	8	Setup Time, Input or Feedback, before Clk ↑		7		ns
<b>t</b> h	9	Hold Time, Input or Feedback, after Clk ↑	_	0	_	ns
4	10	Clock Pulse Duration, High <sup>2</sup>	_	10		ns
tw	11	Clock Pulse Duration, Low <sup>2</sup>	_	10		ns
trpw	12	Asynchronous Reset/Preset Pulse Duration		15		ns
trec	13	Asynchronous Reset/Preset to Clk ↑ Recovery Time		10		ns

- 1) fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.
- 2) Clock pulses of widths less than the specification may be detected as valid clock signals.

#### SWITCHING WAVEFORMS





IOL

ЮН

## Specifications GAL20RA10

### **ELECTRICAL CHARACTERISTICS**

### GAL20RA10-20L Commercial

GAL20RA10-20L Commercial

8

-3.2

mΑ

mΑ

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	lol = Max.		<b> </b>	0.5	V
Vон	Output High Voltage	юн = Мах.	2.4	_		V
lil, lvo/al¹	Leakage Current Low	VIL = OV		_	-100	μА
lih, lio/qhi	Leakage Current High	V <sub>IH</sub> ≥ 3.5V		_	10	μА
los²	Output Short Circuit Current	V∞ = 5V Vout = 0.5V T = 25° C	-50		-135	mA
lcc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 15MHz		75	100	mA

<sup>1)</sup> The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

#### SYMBOL UNITS **PARAMETER** MIN. MAX. TA 75 °C **Ambient Temperature** 0 Vcc ٧ Supply Voltage 4.75 5.25 VIL Input Low Voltage Vss - 0.5 8.0 ٧ VIН ٧ Input High Voltage 2.0 Vcc+1

Low Level Output Current

High Level Output Current

DC RECOMMENDED OPERATING CONDITIONS

<sup>2)</sup> One output at a time for a maximum duration of one second. Your = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.



### **SWITCHING CHARACTERISTICS**

#### GAL20RA10-20L Commercial

#### **Over Recommended Operating Conditions**


PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
<b>t</b> pd	1	I, I/O	0	Input or Feedback to Combinational Output	1	_	20	ns
t∞	2	I, I/O	Q	Input Clock to Registered Output	1	-	20	ns
ten/dis	3	I, I/O	O, Q	Input to Output Enable/Disable	2,3	_	20	ns
<b>t</b> en/dis	4	1	0, 0	Pin 13 to Output Enable/Disable	2,3		15	ns
tar/ap	5	I, I/O	Q	Asynchronous Register Reset/Preset	1	_	20	ns

<sup>1)</sup> Refer to Switching Test Conditions section.

AC REC	OMI	MENDED OPERATING CONDITIONS	GAL20RA	10-201	_ Comm	iercial
PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
fctk	6	Clock Frequency without Feedback¹ = 1/(t <sub>wh</sub> +t <sub>w</sub> )		0	41.7	MHz
ICIK	7	Clock Frequency with Feedback <sup>1</sup> = $1/(t_{su}+t_{co})$		0	33.3	MHz
<b>t</b> su	8	Setup Time, Input or Feedback, before Clk ↑	_	10	_	ns
th	9	Hold Time, Input or Feedback, after Clk ↑	_	0		ns
	10	Clock Pulse Duration, High <sup>2</sup>		12		ns
tw	11	Clock Pulse Duration, Low <sup>2</sup>		12	_	ns
trpw	12	Asynchronous Reset/Preset Pulse Duration		20		ns
trec	13	Asynchronous Reset/Preset to Clk ↑ Recovery Time		12	_	ns

<sup>1)</sup> fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

<sup>2)</sup> Clock pulses of widths less than the specification may be detected as valid clock signals.





### **ELECTRICAL CHARACTERISTICS**

### GAL20RA10-20L Industrial

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	lo. = Max.	_		0.5	V
Vон	Output High Voltage	юн = Мах.	2.4		1-	٧
lil, li/o/ql¹	Leakage Current Low	VIL = OV	_		-100	μΑ
lih, lvo/qh	Leakage Current High	V <sub>IH</sub> ≥ 3.5V	_	_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5V T = 25° C	-50		-135	mA
lcc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V floggie = 15MHz	_	75	120	mA

- 1) The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.
- 2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

## DC RECOMMENDED OPERATING CONDITIONS GAL20RA10-20L Industrial

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TA	Ambient Temperature	-40	85	°C
Vcc	Supply Voltage	4.5	5.5	٧
VIL	Input Low Voltage	Vss - 0.5	0.8	V
VIH	Input High Voltage	2.0	Vcc+1	V
lol	Low Level Output Current		8	mA
Юн	High Level Output Current		-3.2	mA



### **SWITCHING CHARACTERISTICS**

### GAL20RA10-20L Industrial

### **Over Recommended Operating Conditions**

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
tpd	1	I, I/O	0	Input or Feedback to Combinational Output	1		20	ns
tco	2	I, I/O	Q	Input Clock to Registered Output	1		20	ns
ten/dis	3	I, I/O	0, 0	Input to Output Enable/Disable	2,3		20	ns
ten/dis	4	1	0, Q	Pin 13 to Output Enable/Disable	2,3		15	ns
tar/ap	5	1, 1/0	Q	Asynchronous Register Reset/Preset	1	_	20	ns

<sup>1)</sup> Refer to Switching Test Conditions section.

AC RECOMMENDED OPERATING CONDITIONS GAL			GAL20	L20RA10-20L Industrial			
PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS	
fclk	6	Clock Frequency without Feedback¹ = 1/(t <sub>wh</sub> +t <sub>w</sub> )	_	0	41.7	MHz	
ICK	7	Clock Frequency with Feedback <sup>1</sup> = 1/(t <sub>su</sub> +t <sub>co</sub> )		0	33.3	MHz	
tsu	8	Setup Time, Input or Feedback, before Clk ↑		10		ns	
th	9	Hold Time, Input or Feedback, after Clk ↑	_	0		ns	
	10	Clock Pulse Duration, High²	_	12	_	ns	
tw	11	Clock Pulse Duration, Low <sup>2</sup>		12	_	ns	
trpw	12	Asynchronous Reset/Preset Pulse Duration		20		ns	
trec	13	Asynchronous Reset/Preset to Clk ↑ Recovery Time		12		ns	

<sup>1)</sup> fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

### SWITCHING WAVEFORMS INPUTS, VO, REGISTERED FEEDBACK VALID INPUT VALID INPUT VALID INPUT - 9 --ANY INPUT PROGRAMMED FOR CLOCK CONTROL -2-REGISTERED OUTPUTS -13 ANY INPUT PROGRAMMED FOR ASYNCHRONOUS PRESET/RESET CONTROL ANY INPUT PROGRAMMED FOR OF CONTROL VALIO VALID **-3** --3 -• /OE COMBINATIONAL OUTPUTS

<sup>2)</sup> Clock pulses of widths less than the specification may be detected as valid clock signals.



### **ELECTRICAL CHARACTERISTICS**

### GAL20RA10-20L Military

Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
Vol	Output Low Voltage	loL = Max.			0.5	v
Vон	Output High Voltage	lон <b>= М</b> ах.	2.4	_		ν
lil, l <i>vo/</i> ql¹	Leakage Current Low	VIL = OV	_	_	-100	μА
IIH, IVO/QH¹	Leakage Current High	V <sub>H</sub> ≥ 3.5V	_	_	10	μА
los²	Output Short Circuit Current	Vcc = 5V Vout = 0.5V T = 25° C	-50	_	-135	mA
lcc	Operating Power Supply Current	VIL = 0.5V VIH = 3.0V ftoggle = 15MHz	_	75	120	mA

<sup>1)</sup> The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

<sup>2)</sup> One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

DC RECOMMENDED OPERATING CONDITIONS GAI			0-20L	Military
SYMBOL	PARAMETER	MIN.	MAX.	UNITS
Tc	Case Temperature	-55	125	°C
Vcc	Supply Voltage	4.5	5.5	٧
VIL	Input Low Voltage	Vss - 0.5	0.8	V
ViH	Input High Voltage	2.0	Vcc+1	V
lol	Low Level Output Current		8	mA
Юн	High Level Output Current	-	-3.2	mA



### **SWITCHING CHARACTERISTICS**

### GAL20RA10-20L Military

### **Over Recommended Operating Conditions**

PARAMETER	#	FROM	то	DESCRIPTION	TEST COND.1	MIN.	MAX.	UNITS
tpd	1	I, I/O	0	Input or Feedback to Combinational Output	1		20	ns
tco	2	I, I/O	Q	Input Clock to Registered Output	1		20	ns
ten/dis	3	1, 1/0	O, Q	Input to Output Enable/Disable	2,3		20	ns
ten/dis	4	1	O, Q	Pin 13 to Output Enable/Disable	2,3		15	ns
tar/ap	5	I, I/O	Q	Asynchronous Register Reset/Preset	1	_	20	ns

<sup>1)</sup> Refer to Switching Test Conditions section.

AC REC	AC RECOMMENDED OPERATING CONDITIONS		GAL2	ORA10	)-20L N	Military
PARAMETER	#	DESCRIPTION	TEST COND.	MIN.	MAX.	UNITS
fclk	6	Clock Frequency without Feedback <sup>1</sup> = 1/(t <sub>wh</sub> +t <sub>w</sub> )	_	0	41.7	MHz
ICIK	7	Clock Frequency with Feedback¹ = 1/(t <sub>su</sub> +t <sub>∞</sub> )	_	0	33.3	MHz
tsu	8	Setup Time, Input or Feedback, before Clk ↑		10	_	ns
th	9	Hold Time, Input or Feedback, after Clk ↑		0		ns
	10	Clock Pulse Duration, High²		12		ns
tw	11	Clock Pulse Duration, Low²	_	12		ns
trpw	12	Asynchronous Reset/Preset Pulse Duration		20	_	ns
trec	13	Asynchronous Reset/Preset to Clk ↑ Recovery Time	_	12	_	ns

<sup>1)</sup> fclk is for reference only and is not 100% tested. Various paths and architecture configurations will result in differing fclk specifications.

### SWITCHING WAVEFORMS INPUTS, VO. VALID INPUT VALID INPUT - 9 **-**ANY INPUT PROGRAMMED FOR CLOCK CONTROL REGISTERED OUTPUTS 13 -ANY INPUT PROGRAMMED FOR ASYNCHRONOUS PRESET/RESET CONTROL ANY INPUT PROGRAMMED FOR OE CONTROL VALID DISABLE ENABLE <del>-</del>3 --3 → /OE COMBINATIONAL

<sup>2)</sup> Clock pulses of widths less than the specification may be detected as valid clock signals.



#### **OUTPUT LOGIC MACROCELL ARCHITECTURE**

The GAL20RA10 has eight product terms for each of the ten available OLMCs. Four of the product terms are used for generating the logic function. The remaining four product terms control asynchronous reset, asynchronous preset, clock and output enable individually for every OLMC. Each OLMC can also be individually configured as registered or combinational.

All of the 20 input and I/O pins have a unique array input path assigned to them. This allows input functions of up to 19 inputs (assuming at least one output function is used) using any combination of 10 dedicated and 9 of the 10 programmable I/O pins. All macrocells are controlled by the same configuration of data and control pins allowing the design engineer to exchange pin assignments for I/O functions without restriction.

#### **OUTPUT ENABLE**

The output enable function of each macrocell is controlled by a dynamic "AND" function of a product term in each macrocell and a common, active low /OE device pin. If product term control is selected then all macrocells must be product term controlled as the /OE device pin must be tied to a logic "O" for product term control to be effective.


#### **REGISTER / COMBINATIONAL CONTROL**

Register control in each macrocell is dynamic through the use of the individual Clock, Reset and Preset product terms. Macrocells with both the Reset and Preset product terms held logic "1" simultaneously will have register-bypass enabled for asynchronous operation. Selection of the registered operating mode is accomplished by not allowing both the Reset & Preset product terms to be logic "1" simultaneously. Preset and Reset affect the register on the rising edge of a logic "1" level of the appropriate product term. Similarly, the data is clocked into the register on the rising edge of the Clock product term. The GAL20RA10 has a common register preload function controlled by the PL pin.

#### **OUTPUT POLARITY**


The output polarity can be individually programmed to be true or inverting without any performance degradation, in either combinational or registered mode. This allows the user to reduce the overall number of product terms required in a design and to invert the output signal.

NOTE: Output polarity selection does NOT affect the behavior of the OLMC's integral "D" flip-flop. The AR and AP product terms will force the flip-flop to Reset/Preset regardless of the polarity of the output.





### **OUTPUT LOGIC MACROCELL CONFIGURATIONS**



### RESET/PRESET FUNCTIONALITY

The AR and AP product terms are sensed on the rising edge. In addition, these pins control the selection of registered or combinational operating mode.

RESET	PRESET	FUNCTION
0	0	Registered function of data product terms
Ť	0	Reset register to "0" (device pin = "1')
0	† †	Preset register to "1" (device pin = "0')
0	<u>:</u> ↑	Register-bypass (combinational output)

### **ELECTRONIC SIGNATURE**


An electronic signature (ES) is provided with every GAL®20RA10 device. It contains 80 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

### **SECURITY CELL**

A security cell is provided with every GAL®20RA10 device as a deterrent to unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the AND array. This cell can be erased only during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

#### **BULK ERASE MODE**

Before writing a new pattern into a previously programmed part, the old pattern must first be erased. This erasure is done automatically by the programming hardware as part of the programming cycle and takes only 50 milliseconds.



#### **ASYNCRHONOUS CLOCK**

A separate clock control product term is provided for each GAL20RA10 macrocell. The data is clocked into the register on the rising edge of the clock product term. The use of individual clock control product terms allows up to ten seperate clocks or clock pins for a highly asynchrounous system, or through the use of a common AND function driving several clock product terms groups of registers can be clocked together.


#### LATCH-UP PROTECTION

GAL®20RA10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullup instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.


#### INPUT BUFFERS

GAL®20RA10 devices are designed with TTL level compatible input buffers. These buffers, with their characteristically high impedance, load driving logic much less than traditional bipolar logic.

The buffers also possess active pull-ups within their input structure. As a result, unused inputs and I/O's will float to a TTL "high" (logical "1"), however, Lattice recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, V<sub>cc</sub>, or GND. Doing this will tend to improve noise immunity and reduce I<sub>cc</sub> for the device.



### REGISTER PRELOAD



**Over Recommended Operating Conditions** 


PARAMETER	#	FROM	то	DESCRIPTION	MIN.	MAX.	UNITS
ten/dis	4	/OE↑	0	Pin 13 to Output Enable/Disable		*	ns
tsup	14	1/0	/PL î	Setup Time, Apply Preload Data before /PL↑	15		ns
thp	15	/PL T	no data	Hold Time, after /PL↑		15	ns
twp	16	/PL↓	/PL↑	Preload Pulse Duration	_	15	ns

<sup>\*</sup> Refer to Switching Characteristics Table.

The registers of the GAL20RA10 can be preloaded from the I/O pins to facilitate board-level (TTL-level) control for initialization and testing of state machine designs. This capability can be used to force the device into a particular state without lengthy sequenc-

ing operations. Non-valid (illegal) states for a given design can also be entered to assure that the state machine recovers properly. This function is used by qualified device programmers to apply test vector sequences during functional testing.

### POWER-UP RESET



Circuitry within the GAL20RA10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set-low after a specified time (t RESET, 45µs MAX). This feature can greatly simplify state machine design by providing a known state on power-up.

The timing diagram for power-up is shown above. Because of the

asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL20RA10. First, the  $V_{\rm CC}$  rise must be monotonic. Second, the clock input must become a proper TTL level within the specified time ( $t_{\rm PR}$ , 100ns MAX). The registers will reset within a maximum of  $t_{\rm RESET}$  time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.