

LO4459PT1G

P-Channel Enhancement Mode Field Effect Transistor

General Description

The LO4459PT1G uses advanced trench technology to provide excellent $R_{\text{DS}(\text{ON})}$ with low gate charge. This device is suitable for use as a load switch or in PWM applications.

LO4459PT1G is a Green Product ordering option.

Features

 $V_{DS}(V) = -30V$

 $I_D = -6.5A$

 $R_{DS(ON)}$ < 46m Ω (V_{GS} = -10V)

 $R_{DS(ON)}$ < 72m Ω (V_{GS} = -4.5V)





Absolute Maximum Ratings T _A =25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		V_{DS}	-30	V			
Gate-Source Voltage		V_{GS}	±20	V			
Continuous Drain	T _A =25°C		-6.5				
Current ^A	T _A =70°C	I_D	-5.3	А			
Pulsed Drain Current ^B		I _{DM}	-30				
	T _A =25°C	D	3.1	W			
Power Dissipation A	T _A =70°C	$-P_{D}$	2	- VV			
Junction and Storage Temperature Range		T_J , T_{STG}	-55 to 150	°C			

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	33	40	°C/W			
Maximum Junction-to-Ambient A	Steady-State	N _θ JA	62	75	°C/W			
Maximum Junction-to-Lead ^C	Steady-State	$R_{ heta JL}$	18	24	°C/W			



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter Conditions			Min	Тур	Max	Units
STATIC P	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$		-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V T _J =55°C				-1	μА
	Zero Gate Voltage Drain Gurrent					-5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm20V$				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =-250μA		-1	-1.85	-3	V
$I_{D(ON)}$	On state drain current	V _{GS} =-10V, V _{DS} =-5V		-30			Α
R _{DS(ON)}		V_{GS} =-10V, I_{D} =-5.3A				46	mΩ
	Static Drain-Source On-Resistance		T _J =125°C			68	11122
		V_{GS} =-4.5V, I_{D} =-4.2A				72	mΩ
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-6.5A			11		S
V_{SD}	Diode Forward Voltage	I _S =-1A,V _{GS} =0V			-0.78	-1	V
I_S	Maximum Body-Diode Continuous Current					-3.5	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, f=1MHz			668	830	pF
C _{oss}	Output Capacitance				126		pF
C_{rss}	Reverse Transfer Capacitance				92		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz			6	9	Ω
SWITCHII	NG PARAMETERS						
Q _g (10V)	Total Gate Charge (10V)				12.7	16	nC
Q _g (4.5V)	Total Gate Charge (4.5V)	V _{GS} =-10V, V _{DS} =-15V, I _D =-6.5A			6.4		nC
Q_{gs}	Gate Source Charge				2		nC
Q_{gd}	Gate Drain Charge				4		nC
t _{D(on)}	Turn-On DelayTime				7.7		ns
t _r	Turn-On Rise Time	V_{GS} =-10V, V_{DS} =-15V, R_L =2.5 Ω , R_{GEN} =3 Ω			6.8		ns
t _{D(off)}	Turn-Off DelayTime				20		ns
t _f	Turn-Off Fall Time				10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =-6.5A, dI/dt=100A/μs			22	30	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-6.5A, dI/dt=100A/μ	ıs		15		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any a given application depends on the user's specific board design. The current rating is based on the $t \le 10s$ thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.


C. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to lead R $_{\theta JL}$ and lead to ambient.

D. The static characteristics in Figures 1 to 6are obtained using < $300\mu s$ pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The SOA curve provides a single pulse rating.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance(Note E)