

8-INPUT MULTIPLEXER/REGISTER WITH TRANSPARENT LATCHES; 3-STATE

FEATURES

- Transparent data latches
- Transparent address latch
- Easily expanding
- Complementary outputs
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

GENERAL DESCRIPTION

The 74HC/HCT354 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT354 data selectors/multiplexers contain full on-chip binary decoding, to select one-of-eight data sources. The data select address is stored in transparent latches that are enabled by a LOW on the latch enable input (LE).

The transparent 8-bit data latches are enabled when the active LOW data enable input ( $\bar{E}$ ) is LOW. When the output enable input  $\bar{OE}_1 = \text{HIGH}$ ,  $\bar{OE}_2 = \text{HIGH}$  or  $\bar{OE}_3 = \text{LOW}$ , the outputs go to the high impedance OFF-state. Operation of these output enable inputs does not affect the state of the latches.

| SYMBOL                                 | PARAMETER  | CONDITIONS                                      | TYPICAL  |          | UNIT     |
|--|--|---|----------|----------|----------|
|  |  |   | HC       | HCT      |          |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>D <sub>n</sub> , $\bar{E}$ to Y, $\bar{Y}$<br>S <sub>n</sub> , LE to Y, $\bar{Y}$ | C <sub>L</sub> = 15 pF<br>V <sub>CC</sub> = 5 V | 20<br>24 | 22<br>27 | ns<br>ns |
| C <sub>I</sub>                         | input capacitance  |   | 3.5      | 3.5      | pF       |
| CPD                                    | power dissipation<br>capacitance per latch   | notes 1 and 2                                   | 68       | 71       | pF       |

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

Notes

1. CPD is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):  
 $P_D = CPD \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  
 f<sub>i</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF  
 f<sub>o</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V  
 Σ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs
2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

PACKAGE OUTLINES

SEE PACKAGE INFORMATION SECTION




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.

## PIN DESCRIPTION

| PIN NO.                   | SYMBOL   | NAME AND FUNCTION                        |
|---------------------------|--|--|
| 8, 7, 6, 5,<br>4, 3, 2, 1 | D <sub>0</sub> to D <sub>7</sub>                 | data inputs                              |
| 9                         | $\bar{E}$  | data enable input (active LOW)           |
| 10                        | GND  | ground (0 V)                             |
| 11                        | $\bar{LE}$                                       | address latch enable input (active LOW)  |
| 14, 13, 12                | S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub> | select inputs                            |
| 15, 16                    | $\bar{OE}_1$ , $\bar{OE}_2$                      | output enable inputs (active LOW)        |
| 17                        | OE <sub>3</sub>                                  | output enable input (active HIGH)        |
| 18                        | $\bar{Y}$  | 3-state multiplexer output (active LOW)  |
| 19                        | Y  | 3-state multiplexer output (active HIGH) |
| 20                        | VCC  | positive supply voltage                  |

## FUNCTION TABLE

| INPUTS         |                |                |           | OUTPUTS       |              |                 |                 | DESCRIPTION    |                                     |
|----------------|----------------|----------------|-----------|---------------|--------------|-----------------|-----------------|----------------|-------------------------------------|
| ADDRESS *      |                |                | $\bar{E}$ | OUTPUT ENABLE |              |                 | Y               |                | $\bar{Y}$                           |
| S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> |           | $\bar{OE}_1$  | $\bar{OE}_2$ | OE <sub>3</sub> |                 |                |                                     |
| X              | X              | X              | X         | H             | X            | X               | Z               | Z              | outputs in high impedance OFF-state |
| X              | X              | X              | X         | X             | X            | X               | Z               | Z              |                                     |
| X              | X              | X              | X         | X             | X            | L               | Z               | Z              |                                     |
| L              | L              | L              | L         | L             | L            | H               | D <sub>0</sub>  | $\bar{D}_0$    | data latch is transparent           |
| L              | L              | H              | L         | L             | L            | H               | D <sub>1</sub>  | $\bar{D}_1$    |                                     |
| L              | H              | L              | L         | L             | L            | H               | D <sub>2</sub>  | $\bar{D}_2$    |                                     |
| L              | H              | H              | L         | L             | L            | H               | D <sub>3</sub>  | $\bar{D}_3$    |                                     |
| H              | L              | L              | L         | L             | L            | H               | D <sub>4</sub>  | $\bar{D}_4$    |                                     |
| H              | L              | H              | L         | L             | L            | H               | D <sub>5</sub>  | $\bar{D}_5$    |                                     |
| H              | H              | L              | L         | L             | L            | H               | D <sub>6</sub>  | $\bar{D}_6$    |                                     |
| H              | H              | H              | L         | L             | L            | H               | D <sub>7</sub>  | $\bar{D}_7$    |                                     |
| L              | L              | L              | H         | L             | L            | H               | D <sub>0n</sub> | $\bar{D}_{0n}$ | data is latched                     |
| L              | L              | H              | H         | L             | L            | H               | D <sub>1n</sub> | $\bar{D}_{1n}$ |                                     |
| L              | H              | L              | H         | L             | L            | H               | D <sub>2n</sub> | $\bar{D}_{2n}$ |                                     |
| L              | H              | H              | H         | L             | L            | H               | D <sub>3n</sub> | $\bar{D}_{3n}$ |                                     |
| H              | L              | L              | H         | L             | L            | H               | D <sub>4n</sub> | $\bar{D}_{4n}$ |                                     |
| H              | L              | H              | H         | L             | L            | H               | D <sub>5n</sub> | $\bar{D}_{5n}$ |                                     |
| H              | H              | L              | H         | L             | L            | H               | D <sub>6n</sub> | $\bar{D}_{6n}$ |                                     |
| H              | H              | H              | H         | L             | L            | H               | D <sub>7n</sub> | $\bar{D}_{7n}$ |                                     |

D<sub>0</sub> to D<sub>7</sub> = data at inputs D<sub>0</sub> to D<sub>7</sub>D<sub>0n</sub> to D<sub>7n</sub> = data at inputs D<sub>0</sub> to D<sub>7</sub> before the most recent LOW-to-HIGH transition of  $\bar{E}$ 

H = HIGH voltage level

L = LOW voltage level

X = don't care

Z = high impedance OFF-state

\* This column shows the input address set-up with  $\bar{LE}$  = LOW (address latch is transparent).




Fig. 4 Functional diagram.




Fig. 5 Logic diagram.

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                                 | PARAMETER  | T <sub>amb</sub> (°C) |                |                 |                 |                 |                 |                 |    | UNIT              | TEST CONDITIONS      |           |
|--|--|-----------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----|-------------------|----------------------|-----------|
|  |  | 74HC                  |                |                 |                 |                 |                 |                 |    |                   | V <sub>CC</sub><br>V | WAVEFORMS |
|  |  | +25                   |                |                 | -40 to +85      |                 | -40 to +125     |                 |    |                   |                      |           |
|  |  | min.                  | typ.           | max.            | min.            | max.            | min.            | max.            |    |                   |                      |           |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>D <sub>n</sub> to Y, $\bar{Y}$            |                       | 61<br>22<br>18 | 210<br>42<br>36 |                 | 265<br>53<br>45 |                 | 315<br>63<br>54 | ns | 2.0<br>4.5<br>6.0 | Fig. 7               |           |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>E to Y, $\bar{Y}$                         |                       | 63<br>23<br>18 | 250<br>50<br>43 |                 | 315<br>63<br>54 |                 | 375<br>75<br>64 | ns | 2.0<br>4.5<br>6.0 | Fig. 6               |           |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>S <sub>n</sub> to Y, $\bar{Y}$            |                       | 77<br>28<br>22 | 260<br>52<br>44 |                 | 325<br>65<br>55 |                 | 390<br>78<br>66 | ns | 2.0<br>4.5<br>6.0 | Fig. 8               |           |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>LE to Y, $\bar{Y}$                        |                       | 77<br>28<br>22 | 290<br>58<br>49 |                 | 365<br>73<br>62 |                 | 435<br>87<br>74 | ns | 2.0<br>4.5<br>6.0 | Fig. 9               |           |
| t <sub>PZH</sub> /<br>t <sub>PZL</sub> | 3-state output enable time<br>$\bar{O}E_n$ to Y, $\bar{Y}$     |                       | 39<br>14<br>11 | 125<br>25<br>21 |                 | 155<br>31<br>26 |                 | 190<br>38<br>32 | ns | 2.0<br>4.5<br>6.0 | Fig. 12              |           |
| t <sub>PZH</sub> /<br>t <sub>PZL</sub> | 3-state output enable time<br>OE <sub>3</sub> to Y, $\bar{Y}$  |                       | 44<br>16<br>13 | 135<br>27<br>23 |                 | 170<br>34<br>29 |                 | 205<br>41<br>35 | ns | 2.0<br>4.5<br>6.0 | Fig. 12              |           |
| t <sub>PHZ</sub> /<br>t <sub>PLZ</sub> | 3-state output disable time<br>$\bar{O}E_n$ to Y, $\bar{Y}$    |                       | 50<br>18<br>14 | 155<br>31<br>26 |                 | 195<br>39<br>33 |                 | 235<br>47<br>40 | ns | 2.0<br>4.5<br>6.0 | Fig. 12              |           |
| t <sub>PHZ</sub> /<br>t <sub>PLZ</sub> | 3-state output disable time<br>OE <sub>3</sub> to Y, $\bar{Y}$ |                       | 55<br>20<br>16 | 155<br>31<br>26 |                 | 195<br>39<br>33 |                 | 235<br>47<br>40 | ns | 2.0<br>4.5<br>6.0 | Fig. 12              |           |
| t <sub>THL</sub> /<br>t <sub>TLH</sub> | output transition time   |                       | 14<br>5<br>4   | 60<br>12<br>10  |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  | ns | 2.0<br>4.5<br>6.0 | Figs 7, 8 and 9      |           |
| t <sub>w</sub>                         | data enable pulse width $\bar{E}$<br>LOW                       | 80<br>16<br>14        | 17<br>6<br>5   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns | 2.0<br>4.5<br>6.0 | Fig. 6               |           |
| t <sub>w</sub>                         | latch enable pulse width $\bar{L}E$<br>LOW                     | 80<br>16<br>14        | 17<br>6<br>5   |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns | 2.0<br>4.5<br>6.0 | Fig. 9               |           |
| t <sub>su</sub>                        | set-up time<br>D <sub>n</sub> to $\bar{E}$                     | 50<br>10<br>9         | 11<br>4<br>3   |                 | 65<br>13<br>11  |                 | 75<br>15<br>13  |                 | ns | 2.0<br>4.5<br>6.0 | Fig. 10              |           |
| t <sub>su</sub>                        | set-up time<br>S <sub>n</sub> to $\bar{L}E$                    | 50<br>10<br>9         | 14<br>5<br>4   |                 | 65<br>13<br>11  |                 | 75<br>15<br>13  |                 | ns | 2.0<br>4.5<br>6.0 | Fig. 10              |           |

74HC/HCT354  
MSI

| SYMBOL         | PARAMETER                                      | T <sub>amb</sub> (°C) |                |      |             |      |             | UNIT | TEST CONDITIONS      |                   |         |
|----------------|--|-----------------------|----------------|------|-------------|------|-------------|------|----------------------|-------------------|---------|
|                |  | 74HC                  |                |      |             |      |             |      | V <sub>CC</sub><br>V | WAVEFORMS         |         |
|                |  | +25                   |                |      | -40 to +85  |      | -40 to +125 |      |                      |                   |         |
|                |  | min.                  | typ.           | max. | min.        | max. | min.        |      |                      |                   | max.    |
| t <sub>h</sub> | hold time<br>D <sub>n</sub> to $\overline{E}$  | 5<br>5<br>5           | -6<br>-2<br>-2 |      | 5<br>5<br>5 |      | 5<br>5<br>5 |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 11 |
| t <sub>h</sub> | hold time<br>S <sub>n</sub> to $\overline{LE}$ | 5<br>5<br>5           | -8<br>-3<br>-2 |      | 5<br>5<br>5 |      | 5<br>5<br>5 |      | ns                   | 2.0<br>4.5<br>6.0 | Fig. 10 |

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver  
I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT                           | UNIT LOAD COEFFICIENT |
|---------------------------------|-----------------------|
| D <sub>n</sub> , S <sub>n</sub> | 0.2                   |
| $\overline{OE}_3$               | 0.25                  |
| $\overline{LE}$                 | 0.5                   |
| E, $\overline{OE}_n$            | 1.0                   |

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL            | PARAMETER   | $T_{amb}$ (°C) |      |      |            |      |             | UNIT | TEST CONDITIONS |           |                 |
|-------------------|---|----------------|------|------|------------|------|-------------|------|-----------------|-----------|-----------------|
|                   |   | 74HCT          |      |      |            |      |             |      | $V_{CC}$<br>V   | WAVEFORMS |                 |
|                   |   | +25            |      |      | -40 to +85 |      | -40 to +125 |      |                 |           |                 |
|                   |   | min.           | typ. | max. | min.       | max. | min.        |      |                 |           | max.            |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$D_n$ to $Y, \bar{Y}$                  |                | 25   | 47   |            | 59   |             | 71   | ns              | 4.5       | Fig. 7          |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$\bar{E}$ to $Y, \bar{Y}$              |                | 26   | 54   |            | 68   |             | 81   | ns              | 4.5       | Fig. 6          |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$S_n$ to $Y, \bar{Y}$                  |                | 30   | 59   |            | 74   |             | 89   | ns              | 4.5       | Fig. 8          |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$\bar{L}E$ to $Y, \bar{Y}$             |                | 31   | 63   |            | 79   |             | 95   | ns              | 4.5       | Fig. 9          |
| $t_{PZH}/t_{PZL}$ | 3-state output enable time<br>$\bar{OE}_n$ to $Y, \bar{Y}$  |                | 18   | 34   |            | 43   |             | 51   | ns              | 4.5       | Fig. 12         |
| $t_{PZH}/t_{PZL}$ | 3-state output enable time<br>$OE_3$ to $Y, \bar{Y}$        |                | 18   | 34   |            | 43   |             | 51   | ns              | 4.5       | Fig. 12         |
| $t_{PHZ}/t_{PLZ}$ | 3-state output disable time<br>$\bar{OE}_n$ to $Y, \bar{Y}$ |                | 18   | 33   |            | 41   |             | 50   | ns              | 4.5       | Fig. 12         |
| $t_{PHZ}/t_{PLZ}$ | 3-state output disable time<br>$OE_3$ to $Y, \bar{Y}$       |                | 21   | 39   |            | 49   |             | 59   | ns              | 4.5       | Fig. 12         |
| $t_{THL}/t_{TLH}$ | output transition time                                      |                | 5    | 12   |            | 15   |             | 18   | ns              | 4.5       | Figs 7, 8 and 9 |
| $t_W$             | data enable pulse width $\bar{E}$<br>LOW                    | 16             | 6    |      | 20         |      | 24          |      | ns              | 4.5       | Fig. 6          |
| $t_W$             | latch enable pulse width $\bar{L}E$<br>LOW                  | 16             | 6    |      | 20         |      | 24          |      | ns              | 4.5       | Fig. 9          |
| $t_{su}$          | set-up time<br>$D_n$ to $\bar{E}$                           | 10             | 4    |      | 13         |      | 15          |      | ns              | 4.5       | Fig. 11         |
| $t_{su}$          | set-up time<br>$S_n$ to $\bar{L}E$                          | 10             | 5    |      | 13         |      | 15          |      | ns              | 4.5       | Fig. 10         |
| $t_h$             | hold time<br>$D_n$ to $\bar{E}$                             | 9              | 0    |      | 11         |      | 14          |      | ns              | 4.5       | Fig. 11         |
| $t_h$             | hold time<br>$S_n$ to $\bar{L}E$                            | 9              | -3   |      | 11         |      | 14          |      | ns              | 4.5       | Fig. 10         |

AC WAVEFORMS




Fig. 6 Waveforms showing the data enable input ( $\bar{E}$ ) pulse width, the data enable to output ( $Y, \bar{Y}$ ) propagation delays and the output transition times.




Fig. 7 Waveforms showing the data input ( $D_n$ ) to output ( $Y, \bar{Y}$ ) propagation delays and the output transition times ( $\bar{E} = \text{LOW}$ ).




Fig. 8 Waveforms showing the select input ( $S_n$ ) to output ( $Y, \bar{Y}$ ) propagation delays and the output transition times ( $\bar{E} = \text{LOW}$ ).




Fig. 9 Waveforms showing the address latch enable input ( $\bar{LE}$ ) pulse width, the address latch enable input to output ( $Y, \bar{Y}$ ) propagation delays and the output transition times.

AC WAVEFORMS (Cont'd)




Fig. 10 Waveforms showing the set-up and hold times for the select input ( $S_n$ ) to the address latch enable input ( $\overline{LE}$ ).




Fig. 11 Waveforms showing the set-up and hold times for the data input ( $D_n$ ) to the data enable input ( $E$ ).




Fig. 12 Waveforms showing the 3-state enable and disable times.

Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$   
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{V}$ .