

# **DDR3(L) SDRAM Load Reduced DIMM Based on 4Gb A-die**

**HMT84GL7AMR4A  
HMT84GL7AMR4C**

**\*SK hynix reserves the right to change products or specifications without notice.**

## Revision History

| Revision No. | History   | Draft Date | Remark |
|--------------|---|------------|--------|
| 0.1          | Initial Release   | Mar.2013   |        |
| 0.2          | IDD Specification Update &<br>Changed module maximum thickness<br>to reflect the measured maximum | Jun.2013   |        |
| 0.3          | IDD Update<br>(Montage 1.5V 1866Mbps)   | Jul.2013   |        |

## Description

SK hynix Load Reduced DDR3(L) SDRAM DIMMs are low power, high-speed operation memory modules that use SK hynix DDR3(L) SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

## Features

- 240 pin Load Reduced DDR3(L) DRAM Dual In-Line Memory Module
- Buffer performance by LRDIMM presenting less load to system
- Compatible with RDIMM systems with appropriate BIOS changes
- Backward Compatible with 1.5V DDR3 Memory Module  
(1.35V could not support the upper 1.5V speed)
- Built with 4Gb DDR3 SDRAM 78ball
- Data transfer rates: Up to PC3L-12800 / PC3-14900
- JEDEC standard Double Data Rate3 Synchronous DRAMs(DDR3 SDRAMs) with 1.5V nominal
- JEDEC standard Double Data Rate3L Synchronous DRAMs(DDR3L SDRAMs) with 1.35V nominal
- Functionality and operations are same with DDR3 & DDR3L about same speed bin
- Host interface and MB(Memory Buffer) component industry standard compliant
- MB provides "address multiplication" to generate additional chips selects
- Address mirroring
- ODT (On-Die Termination)
- 133.35 x 30.35 mm form factor
- Full DIMM Heat Spreader
- This product is in compliance with the RoHS directive.

## Ordering Information

| Part Number                | Density | Organization | Component Composition    | # of ranks | MB      |         | FDHS | Height  |  |
|----------------------------|---------|--------------|--------------------------|------------|---------|---------|------|---------|--|
|                            |         |              |                          |            | Vendor  | version |      |         |  |
| HMT84GL7AMR4A<br>-H9/PB    | 32GB    | 4Gx72        | DDP 2Gx4(H5TC8G43AMR)*36 | 4          | Montage | C1      | O    | 30.35mm |  |
| HMT84GL7AMR4C<br>-H9/PB/RD |         |              |                          |            | Inphi   | GS02B   |      |         |  |
|                            |         |              | DDP 2Gx4(H5TQ8G43AMR)*36 |            | Montage | C1      |      |         |  |
|                            |         |              |                          |            | Inphi   | GS02B   |      |         |  |

\* In order to uninstall FDHS, please contact sales administrator

## Key Parameters

| MT/s             | Grade | tCK (ns) | CAS Latency (tCK) | tRCD (ns)          | tRP (ns)           | tRAS (ns) | tRC (ns)           | CL-tRCD-tRP |
|------------------|-------|----------|-------------------|--------------------|--------------------|-----------|--------------------|-------------|
| <b>DDR3-1066</b> | -G7   | 1.875    | 7                 | 13.125             | 13.125             | 37.5      | 50.625             | 7-7-7       |
| <b>DDR3-1333</b> | -H9   | 1.5      | 9                 | 13.5<br>(13.125)*  | 13.5<br>(13.125)*  | 36        | 49.5<br>(49.125)*  | 9-9-9       |
| <b>DDR3-1600</b> | -PB   | 1.25     | 11                | 13.75<br>(13.125)* | 13.75<br>(13.125)* | 35        | 48.75<br>(48.125)* | 11-11-11    |
| <b>DDR3-1866</b> | -Rd   | 1.07     | 13                | 13.91<br>(13.125)* | 13.91<br>(13.125)* | 34        | 47.91<br>(48.125)* | 13-13-13    |

\*SK hynix DRAM devices support optional downbinning to CL11, CL9 and CL7. SPD setting is programmed to match.

## Speed Grade

| Grade | Frequency [MHz] |      |      |      |      |      |      |      | Remark |
|-------|-----------------|------|------|------|------|------|------|------|--------|
|       | CL6             | CL7  | CL8  | CL9  | CL10 | CL11 | CL12 | CL13 |        |
| -G7   | 800             | 1066 | 1066 |      |      |      |      |      |        |
| -H9   | 800             | 1066 | 1066 | 1333 | 1333 |      |      |      |        |
| -PB   | 800             | 1066 | 1066 | 1333 | 1333 | 1600 |      |      |        |
| -RD   | 800             | 1066 | 1066 | 1333 | 1333 | 1600 |      | 1866 |        |

## Address Table

|                       |  | 32GB(4Rx4) |
|-----------------------|--|------------|
| <b>Refresh Method</b> |  | 8K/64ms    |
| <b>Row Address</b>    |  | A0-A15     |
| <b>Column Address</b> |  | A0-A9,A11  |
| <b>Bank Address</b>   |  | BA0-BA2    |
| <b>Page Size</b>      |  | 1KB        |

## Pin Descriptions

| Pin Name                    | Description   | Number | Pin Name                             | Description  | Number |
|-----------------------------|---|--------|--------------------------------------|--|--------|
| CK0                         | Clock Input, positive line  | 1      | Par_In                               | Parity bit for the Address and Control bus                   | 1      |
| <u>CK0</u>                  | Clock Input, negative line  | 1      | <u>Err_Out</u>                       | Parity error found on the Address and Control bus            | 1      |
| CK1                         | Clock Input, positive line  | 1      | ODT[0]                               | On Die Termination Inputs                                    | 1      |
| <u>CK1</u>                  | Clock Input, negative line  | 1      | DQ[63:0]                             | Data Input/Output  | 64     |
| CKE[1:0]                    | Clock Enables   | 2      | CB[7:0]                              | Data check bits Input/Output                                 | 8      |
| CKE[3:2],<br>ODT[1], TEST   | Clock Enables<br>On Die Termination<br>Memory bus tool (Not Connected and Not Useable on DIMMs) | 2      | DQS[8:0]                             | Data strobes   | 9      |
| <u>RAS</u>                  | Row Address Strobe  | 1      | <u>DQS[8:0]</u>                      | Data strobes, negative line                                  | 9      |
| <u>CAS</u>                  | Column Address Strobe   | 1      | DM[8:0]/<br>DQS[17:9],<br>TDQS[17:9] | Data Masks / Data strobes,<br>Termination data strobes       | 9      |
| <u>WE</u>                   | Write Enable  | 1      | <u>DQS[17:9]</u> ,<br>TDQS[17:9]     | Data Masks / Data strobes,<br>Termination data strobes       | 9      |
| <u>S[1:0]</u>               | Chip Selects  | 2      | <u>EVENT</u>                         | Reserved for optional hardware temperature sensing           | 1      |
| <u>S[3:2]</u> , A17,<br>A16 | Chip Selects<br>Address Inputs  | 2      | TEST                                 | Memory bus test tool (Not Connected and Not Usable on DIMMs) | 1      |
| A[9:0],A11,<br>A[15:13]     | Address Inputs  | 14     | <u>RESET</u>                         | Register and SDRAM control pin                               | 1      |
| A10/AP                      | Address Input/Autoprecharge   | 1      | V <sub>DD</sub>                      | Power Supply   | 22     |
| A12/ <u>BC</u>              | Address Input/Burst chop  | 1      | V <sub>SS</sub>                      | Ground   | 59     |
| BA[2:0]                     | SDRAM Bank Addresses  | 3      | V <sub>REFDQ</sub>                   | Reference Voltage for DQ                                     | 1      |
| SCL                         | Serial Presence Detect (SPD) Clock Input  | 1      | V <sub>REFCA</sub>                   | Reference Voltage for CA                                     | 1      |
| SDA                         | SPD Data Input/Output   | 1      | V <sub>TT</sub>                      | Termination Voltage  | 4      |
| SA[2:0]                     | SPD Address Inputs  | 3      | V <sub>DDSPD</sub>                   | SPD Power  | 1      |

## Input/Output Functional Descriptions

| Symbol   | Type   | Polarity      | Function   |
|--|--------|---------------|--|
| CK0  | IN     | Positive Line | Positive line of the differential pair of system clock inputs that drives input to the on-DIMM Clock Driver.   |
| $\overline{\text{CK0}}$  | IN     | Negative Line | Negative line of the differential pair of system clock inputs that drives the input to the on-DIMM Clock Driver.   |
| CK1  | IN     | Positive Line | Terminated but not used on RDIMMs.   |
| $\overline{\text{CK1}}$  | IN     | Negative Line | Terminated but not used on RDIMMs.   |
| CKE[1:0]   | IN     | Active High   | CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers of the SDRAMs. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank)   |
| $\overline{\text{S}[3:0]}$   | IN     | Active Low    | Enables the command decoders for the associated rank of SDRAM when low and disables decoders when high. When decoders are disabled, new commands are ignored and previous operations continue. Other combinations of these input signals perform unique functions, including disabling all outputs (except CKE and ODT) of the register(s) on the DIMM or accessing internal control words in the register device(s). For modules with two registers, $\overline{\text{S}[3:2]}$ operate similarly to $\overline{\text{S}[1:0]}$ for the second set of register outputs or register control words. |
| ODT[1:0]   | IN     | Active High   | On-Die Termination control signals   |
| $\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}$ | IN     | Active Low    | When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.  |
| $V_{\text{REFDQ}}$   | Supply |               | Reference voltage for DQ0-DQ63 and CB0-CB7.  |
| $V_{\text{REFCA}}$   | Supply |               | Reference voltage for A0-A15, BA0-BA2, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{S0}}$ , $\overline{\text{S1}}$ , CKE0, CKE1, Par_In, ODT0 and ODT1.   |
| BA[2:0]  | IN     | —             | Selects which SDRAM bank of eight is activated.<br>BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines mode register is to be accessed during an MRS cycle.  |
| A[15:13,<br>12/ $\overline{\text{BC}}$ ,11,<br>10/AP,[9:0]           | IN     | —             | Provided the row address for Active commands and the column address and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA. A12 is also utilized for BL 4/8 identification for "BL on the fly" during $\overline{\text{CAS}}$ command. The address inputs also provide the op-code during Mode Register Set commands.          |
| DQ[63:0],<br>CB[7:0]   | I/O    | —             | Data and Check Bit Input/Output pins   |
| DM[8:0]  | IN     | Active High   | Masks write data when high, issued concurrently with input data.   |
| $V_{\text{DD}}, V_{\text{SS}}$                                       | Supply |               | Power and ground for the DDR SDRAM input buffers and core logic.   |
| $V_{\text{TT}}$  | Supply |               | Termination Voltage for Address/Command/Control/Clock nets.  |

| <b>Symbol</b>            | <b>Type</b>         | <b>Polarity</b> | <b>Function</b>   |
|--------------------------|---------------------|-----------------|---|
| DQS[17:0]                | I/O                 | Positive Edge   | Positive line of the differential data strobe for input and output data.  |
| <u>DQS[17:0]</u>         | I/O                 | Negative Edge   | Negative line of the differential data strobe for input and output data.  |
| TDQS[17:9]<br>TDQS[17:9] | OUT                 |                 | TDQS/ <u>TDQS</u> is applicable for X8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/ <u>TDQS</u> that is applied to DQS/ <u>DQS</u> . When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and <u>TDQS</u> is not used. X4 DRAMs must disable the TDQS function via mode register A11=0 in MR1 |
| SA[2:0]                  | IN                  | —               | These signals are tied at the system planar to either V <sub>SS</sub> or V <sub>DDSPD</sub> to configure the serial SPD EEPROM address range.   |
| SDA                      | I/O                 | —               | This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V <sub>DDSPD</sub> on the system planar to act as a pullup.  |
| SCL                      | IN                  | —               | This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V <sub>DDSPD</sub> on the system planar to act as a pullup.  |
| <u>EVENT</u>             | OUT<br>(open drain) | Active Low      | This signal indicates that a thermal event has been detected in the thermal sensing device. The system should guarantee the electrical level requirement is met for the EVENT pin on TS/SPD part.<br>No pull-up resister is provided on DIMM.   |
| V <sub>DDSPD</sub>       | Supply              |                 | Serial EEPROM positive power supply wired to a separate power pin at the connector which supports from 3.0 Volt to 3.6 Volt (nominal 3.3V) operation.   |
| <u>RESET</u>             | IN                  |                 | The <u>RESET</u> pin is connected to the <u>RESET</u> pin on the register and to the <u>RESET</u> pin on the DRAM.  |
| Par_In                   | IN                  |                 | Parity bit for the Address and Control bus. ("1 ": Odd, "0 ": Even)   |
| <u>Err_Out</u>           | OUT<br>(open drain) |                 | Parity error detected on the Address and Control bus. A resistor may be connected from Err_Out bus line to V <sub>DD</sub> on the system planar to act as a pull up.  |
| TEST                     |                     |                 | Used by memory bus analysis tools (unused (NC) on memory DIMMs)   |

## Pin Assignments


| Pin # | Front Side<br>(left 1–60) | Pin # | Back Side<br>(right 121–180) | Pin # | Front Side<br>(left 61–120) | Pin # | Back Side<br>(right 181–240) |
|-------|---------------------------|-------|------------------------------|-------|-----------------------------|-------|------------------------------|
| 1     | VREFDQ                    | 121   | Vss                          | 61    | A2                          | 181   | A1                           |
| 2     | Vss                       | 122   | DQ4                          | 62    | VDD                         | 182   | VDD                          |
| 3     | DQ0                       | 123   | DQ5                          | 63    | NC, CK1                     | 183   | VDD                          |
| 4     | DQ1                       | 124   | Vss                          | 64    | NC, <u>CK1</u>              | 184   | CK0                          |
| 5     | Vss                       | 125   | DM0,DQS9,<br>TDQS9           | 65    | VDD                         | 185   | <u>CK0</u>                   |
| 6     | <u>DQS0</u>               | 126   | NC,DQS9,<br>TDQS9            | 66    | VDD                         | 186   | VDD                          |
| 7     | DQS0                      | 127   | Vss                          | 67    | VREFCA                      | 187   | <u>EVENT</u> , NC            |
| 8     | Vss                       | 128   | DQ6                          | 68    | Par_In, NC                  | 188   | A0                           |
| 9     | DQ2                       | 129   | DQ7                          | 69    | VDD                         | 189   | VDD                          |
| 10    | DQ3                       | 130   | Vss                          | 70    | A10 / AP                    | 190   | BA1                          |
| 11    | Vss                       | 131   | DQ12                         | 71    | BA0                         | 191   | VDD                          |
| 12    | DQ8                       | 132   | DQ13                         | 72    | VDD                         | 192   | <u>RAS</u>                   |
| 13    | DQ9                       | 133   | Vss                          | 73    | <u>WE</u>                   | 193   | <u>S0</u>                    |
| 14    | Vss                       | 134   | DM1,DQS10,<br>TDQS10         | 74    | <u>CAS</u>                  | 194   | VDD                          |
| 15    | <u>DQS1</u>               | 135   | NC,DQS10,<br>TDQS10          | 75    | VDD                         | 195   | ODT0                         |
| 16    | DQS1                      | 136   | Vss                          | 76    | <u>S1</u> , NC              | 196   | A13                          |
| 17    | Vss                       | 137   | DQ14                         | 77    | ODT1, NC                    | 197   | VDD                          |
| 18    | DQ10                      | 138   | DQ15                         | 78    | VDD                         | 198   | <u>S3</u> , NC               |
| 19    | DQ11                      | 139   | Vss                          | 79    | <u>S2</u> , NC              | 199   | Vss                          |
| 20    | Vss                       | 140   | DQ20                         | 80    | Vss                         | 200   | DQ36                         |
| 21    | DQ16                      | 141   | DQ21                         | 81    | DQ32                        | 201   | DQ37                         |
| 22    | DQ17                      | 142   | Vss                          | 82    | DQ33                        | 202   | Vss                          |
| 23    | Vss                       | 143   | DM2,DQS11,<br>TDQS11         | 83    | Vss                         | 203   | DM4,DQS13,<br>TDQS13         |
| 24    | <u>DQS2</u>               | 144   | NC,DQS11,<br>TDQS11          | 84    | <u>DQS4</u>                 | 204   | NC,DQS13,<br>TDQS13          |
| 25    | DQS2                      | 145   | Vss                          | 85    | DQS4                        | 205   | Vss                          |
| 26    | Vss                       | 146   | DQ22                         | 86    | Vss                         | 206   | DQ38                         |
| 27    | DQ18                      | 147   | DQ23                         | 87    | DQ34                        | 207   | DQ39                         |
| 28    | DQ19                      | 148   | Vss                          | 88    | DQ35                        | 208   | Vss                          |
| 29    | Vss                       | 149   | DQ28                         | 89    | Vss                         | 209   | DQ44                         |
| 30    | DQ24                      | 150   | DQ29                         | 90    | DQ40                        | 210   | DQ45                         |
| 31    | DQ25                      | 151   | Vss                          | 91    | DQ41                        | 211   | Vss                          |

NC = No Connect; RFU = Reserved Future Use

| <b>Pin #</b>                                      | <b>Front Side<br/>(left 1–60)</b> | <b>Pin #</b> | <b>Back Side<br/>(right 121–180)</b> | <b>Pin #</b> | <b>Front Side<br/>(left 61–120)</b> | <b>Pin #</b> | <b>Back Side<br/>(right 181–240)</b> |
|---|-----------------------------------|--------------|--------------------------------------|--------------|-------------------------------------|--------------|--------------------------------------|
| 32  | Vss                               | 152          | DM3,DQS12,<br>TDQS12                 | 92           | Vss                                 | 212          | DM5,DQS14,<br>TDQS14                 |
| 33  | <u>DQS3</u>                       | 153          | <u>NC,DQS12,</u><br><u>TDQS12</u>    | 93           | <u>DQS5</u>                         | 213          | <u>NC,DQS14,</u><br><u>TDQS14</u>    |
| 34  | DQS3                              | 154          | Vss                                  | 94           | DQS5                                | 214          | Vss                                  |
| 35  | Vss                               | 155          | DQ30                                 | 95           | Vss                                 | 215          | DQ46                                 |
| 36  | DQ26                              | 156          | DQ31                                 | 96           | DQ42                                | 216          | DQ47                                 |
| 37  | DQ27                              | 157          | Vss                                  | 97           | DQ43                                | 217          | Vss                                  |
| 38  | Vss                               | 158          | CB4, NC                              | 98           | Vss                                 | 218          | DQ52                                 |
| 39  | CB0, NC                           | 159          | CB5, NC                              | 99           | DQ48                                | 219          | DQ53                                 |
| 40  | CB1, NC                           | 160          | Vss                                  | 100          | DQ49                                | 220          | Vss                                  |
| 41  | Vss                               | 161          | NC,DM8,DQS17,<br>TDQS17              | 101          | Vss                                 | 221          | DM6,DQS15,<br>TDQS15                 |
| 42  | <u>DQS8</u>                       | 162          | <u>NC,DQS17,</u><br><u>TDQS17</u>    | 102          | <u>DQS6</u>                         | 222          | <u>NC,DQS15,</u><br><u>TDQS15</u>    |
| 43  | DQS8                              | 163          | Vss                                  | 103          | DQS6                                | 223          | Vss                                  |
| 44  | Vss                               | 164          | CB6, NC                              | 104          | Vss                                 | 224          | DQ54                                 |
| 45  | CB2, NC                           | 165          | CB7, NC                              | 105          | DQ50                                | 225          | DQ55                                 |
| 46  | CB3, NC                           | 166          | Vss                                  | 106          | DQ51                                | 226          | Vss                                  |
| 47  | Vss                               | 167          | NC(TEST)                             | 107          | Vss                                 | 227          | DQ60                                 |
| 48  | VTT, NC                           | 168          | <u>RESET</u>                         | 108          | DQ56                                | 228          | DQ61                                 |
| <b>KEY</b>  |                                   | <b>KEY</b>   |                                      | 109          | DQ57                                | 229          | Vss                                  |
| 49  | VTT, NC                           | 169          | CKE1, NC                             | 110          | Vss                                 | 230          | DM7,DQS16,<br>TDQS16                 |
| 50  | CKE0                              | 170          | VDD                                  | 111          | <u>DQS7</u>                         | 231          | <u>NC,DQS16,</u><br><u>TDQS16</u>    |
| 51  | VDD                               | 171          | A15                                  | 112          | DQS7                                | 232          | Vss                                  |
| 52  | BA2                               | 172          | A14                                  | 113          | Vss                                 | 233          | DQ62                                 |
| 53  | <u>Err_Out</u> , NC               | 173          | VDD                                  | 114          | DQ58                                | 234          | DQ63                                 |
| 54  | VDD                               | 174          | A12 / <u>BC</u>                      | 115          | DQ59                                | 235          | Vss                                  |
| 55  | A11                               | 175          | A9                                   | 116          | Vss                                 | 236          | VDDSPD                               |
| 56  | A7                                | 176          | VDD                                  | 117          | SA0                                 | 237          | SA1                                  |
| 57  | VDD                               | 177          | A8                                   | 118          | SCL                                 | 238          | SDA                                  |
| 58  | A5                                | 178          | A6                                   | 119          | SA2                                 | 239          | Vss                                  |
| 59  | A4                                | 179          | VDD                                  | 120          | VTT                                 | 240          | VTT                                  |
| 60  | VDD                               | 180          | A3                                   |              |                                     |              |                                      |
| <b>NC = No Connect; RFU = Reserved Future Use</b> |                                   |              |                                      |              |                                     |              |                                      |

## Functional Block Diagram




### 32GB, 4Gx72 Module(4Rank of x4) - page1




#### Notes:

1. Unless otherwise noted, resistor values are 10 Ohms  $\pm 5\%$ .
2. See the wiring diagrams for all resistors associated with the command, address and control bus.
3. This Design uses SDRAMz in DDP. There are four ZQ resistors per DDP. The ZQ resistors are 240 Ohms  $\pm 1\%$ .
4. DM pins on SDRAMs are wired to VSS.
5. The DQ and MDQ labels reflect the byte lanes as defined at the edge connector not which Memory Buffer pins are used.

## 32GB, 4Gx72 Module(4Rank of x4) - page2



## 32GB, 4Gx72 Module(4Rank of x4) - page3



1. CK0 and  $\overline{\text{CK}0}$  are terminated with 120 Ohms  $\pm 5\%$  resistor.
2. CK1 and  $\overline{\text{CK}1}$  are terminated with 120 Ohms  $\pm 5\%$  resistor, but is not used.
3. Unless otherwise noted resistors are 22 Ohms  $\pm 5\%$

## Absolute Maximum Ratings

### Absolute Maximum DC Ratings

#### Absolute Maximum DC Ratings

| Symbol                             | Parameter                           | Rating           | Units | Notes |
|------------------------------------|-------------------------------------|------------------|-------|-------|
| VDD                                | Voltage on VDD pin relative to Vss  | - 0.4 V ~ 1.80 V | V     | 1,3   |
| VDDQ                               | Voltage on VDDQ pin relative to Vss | - 0.4 V ~ 1.80 V | V     | 1,3   |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on any pin relative to Vss  | - 0.4 V ~ 1.80 V | V     | 1     |
| T <sub>STG</sub>                   | Storage Temperature                 | -55 to +100      | °C    | 1, 2  |

**Notes:**

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ, When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.

### DRAM Component Operating Temperature Range

#### Temperature Range

| Symbol            | Parameter                          | Rating   | Units | Notes |
|-------------------|------------------------------------|----------|-------|-------|
| T <sub>OPER</sub> | Normal Operating Temperature Range | 0 to 85  | °C    | 1,2   |
|                   | Extended Temperature Range         | 85 to 95 | °C    | 1,3   |

**Notes:**

1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 - 85°C under all operating conditions.
3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs. It is also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
  - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b). DDR3 SDRAMs support Extended Temperature Range and please refer to component datasheet and/or the DIMM SPD for tREFI requirements in the Extended Temperature Range

## AC & DC Operating Conditions

### Recommended DC Operating Conditions

#### Recommended DC Operating Conditions - DDR3L (1.35V) operation

| Symbol | Parameter                 | Rating |      |      | Units | Notes   |
|--------|---------------------------|--------|------|------|-------|---------|
|        |                           | Min.   | Typ. | Max. |       |         |
| VDD    | Supply Voltage            | 1.283  | 1.35 | 1.45 | V     | 1,2,3,4 |
| VDDQ   | Supply Voltage for Output | 1.283  | 1.35 | 1.45 | V     | 1,2,3,4 |

**Notes:**

1. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ (t) over a very long period of time (e.g., 1 sec).
2. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
3. Under these supply voltages, the device operates to this DDR3L specification.
4. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3 operation (see Figure 0).

#### Recommended DC Operating Conditions - - DDR3 (1.5V) operation

|      | Parameter                 | Rating |      |       | Units | Notes |
|------|---------------------------|--------|------|-------|-------|-------|
|      |                           | Min.   | Typ. | Max.  |       |       |
| VDD  | Supply Voltage            | 1.425  | 1.5  | 1.575 | V     | 1,2,3 |
| VDDQ | Supply Voltage for Output | 1.425  | 1.5  | 1.575 | V     | 1,2,3 |

**Notes:**

1. If minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
2. Under 1.5V operation, this DDR3L device operates to the DDR3 specifications under the same speed timings as defined for this device.
3. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3L operation (see Figure 0).




Figure 0 - VDD/VDDQ Voltage Switch Between DDR3L and DDR3

## Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

### DDR3-800 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 21.

| Speed Bin                                |           | DDR3-800E     |                | Unit     | Notes |  |  |
|--|-----------|---------------|----------------|----------|-------|--|--|
| CL - nRCD - nRP                          |           | 6-6-6         |                |          |       |  |  |
| Parameter                                | Symbol    | min           | max            |          |       |  |  |
| Internal read command to first data      | $t_{AA}$  | 15            | 20             | ns       |       |  |  |
| ACT to internal read or write delay time | $t_{RCD}$ | 15            | —              | ns       |       |  |  |
| PRE command period                       | $t_{RP}$  | 15            | —              | ns       |       |  |  |
| ACT to ACT or REF command period         | $t_{RC}$  | 52.5          | —              | ns       |       |  |  |
| ACT to PRE command period                | $t_{RAS}$ | 37.5          | $9 * t_{REFI}$ | ns       |       |  |  |
| CL = 6                                   | CWL = 5   | $t_{CK(AVG)}$ | 2.5            | 3.3      | 1,2,3 |  |  |
| Supported CL Settings                    |           | 6             |                | $n_{CK}$ |       |  |  |
| Supported CWL Settings                   |           | 5             |                | $n_{CK}$ |       |  |  |

## DDR3-1066 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 21.

| Speed Bin                                |           | DDR3-1066F    |                | Unit     | Note    |
|--|-----------|---------------|----------------|----------|---------|
| CL - nRCD - nRP                          |           | 7-7-7         |                |          |         |
| Parameter                                | Symbol    | min           | max            |          |         |
| Internal read command to first data      | $t_{AA}$  | 13.125        | 20             | ns       |         |
| ACT to internal read or write delay time | $t_{RCD}$ | 13.125        | —              | ns       |         |
| PRE command period                       | $t_{RP}$  | 13.125        | —              | ns       |         |
| ACT to ACT or REF command period         | $t_{RC}$  | 50.625        | —              | ns       |         |
| ACT to PRE command period                | $t_{RAS}$ | 37.5          | $9 * t_{REFI}$ | ns       |         |
| CL = 6                                   | CWL = 5   | $t_{CK(AVG)}$ | 2.5            | 3.3      | 1,2,3,6 |
|  | CWL = 6   | $t_{CK(AVG)}$ | Reserved       |          | 1,2,3,4 |
| CL = 7                                   | CWL = 5   | $t_{CK(AVG)}$ | Reserved       |          | 4       |
|  | CWL = 6   | $t_{CK(AVG)}$ | 1.875          | < 2.5    | 1,2,3,4 |
| CL = 8                                   | CWL = 5   | $t_{CK(AVG)}$ | Reserved       |          | 4       |
|  | CWL = 6   | $t_{CK(AVG)}$ | 1.875          | < 2.5    | 1,2,3   |
| Supported CL Settings                    |           | 6, 7, 8       |                | $n_{CK}$ |         |
| Supported CWL Settings                   |           | 5, 6          |                | $n_{CK}$ |         |

## DDR3-1333 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 21.

| Speed Bin                                |            | DDR3-1333H                       |                            | Unit     | Note      |
|--|------------|----------------------------------|----------------------------|----------|-----------|
| CL - nRCD - nRP                          |            | 9-9-9                            |                            |          |           |
| Parameter                                | Symbol     | min                              | max                        |          |           |
| Internal read command to first data      | $t_{AA}$   | 13.5<br>(13.125) <sup>5,10</sup> | 20                         | ns       |           |
| ACT to internal read or write delay time | $t_{RCD}$  | 13.5<br>(13.125) <sup>5,10</sup> | —                          | ns       |           |
| PRE command period                       | $t_{RP}$   | 13.5<br>(13.125) <sup>5,10</sup> | —                          | ns       |           |
| ACT to ACT or REF command period         | $t_{RC}$   | 49.5<br>(49.125) <sup>5,10</sup> | —                          | ns       |           |
| ACT to PRE command period                | $t_{RAS}$  | 36                               | 9 * tREFI                  | ns       |           |
| CL = 6                                   | CWL = 5    | $t_{CK(AVG)}$                    | 2.5                        | 3.3      | 1,2,3,7   |
|  | CWL = 6    | $t_{CK(AVG)}$                    | Reserved                   |          | 1,2,3,4,7 |
|  | CWL = 7    | $t_{CK(AVG)}$                    | Reserved                   |          | 4         |
| CL = 7                                   | CWL = 5    | $t_{CK(AVG)}$                    | Reserved                   |          | 4         |
|  | CWL = 6    | $t_{CK(AVG)}$                    | 1.875                      | < 2.5    | 1,2,3,4,7 |
|  | CWL = 7    | $t_{CK(AVG)}$                    | (Optional) <sup>5,10</sup> |          |           |
| CL = 8                                   | CWL = 5    | $t_{CK(AVG)}$                    | Reserved                   |          | 1,2,3,4   |
|  | CWL = 6    | $t_{CK(AVG)}$                    | 1.875                      | < 2.5    | 1,2,3,7   |
|  | CWL = 7    | $t_{CK(AVG)}$                    | Reserved                   |          | 1,2,3,4   |
| CL = 9                                   | CWL = 5, 6 | $t_{CK(AVG)}$                    | Reserved                   |          | 4         |
|  | CWL = 7    | $t_{CK(AVG)}$                    | 1.5                        | <1.875   | 1,2,3,4   |
| CL = 10                                  | CWL = 5, 6 | $t_{CK(AVG)}$                    | Reserved                   |          | 4         |
|  | CWL = 7    | $t_{CK(AVG)}$                    | 1.5                        | <1.875   | 1,2,3     |
| Supported CL Settings                    |            | 6, 7, 8, 9, 10                   |                            | $n_{CK}$ |           |
| Supported CWL Settings                   |            | 5, 6, 7                          |                            | $n_{CK}$ |           |

## DDR3-1600 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 21.

| Speed Bin                                |               | DDR3-1600K                        |           | Unit     | Note      |
|--|---------------|-----------------------------------|-----------|----------|-----------|
| CL - nRCD - nRP                          |               | 11-11-11                          |           |          |           |
| Parameter                                | Symbol        | min                               | max       |          |           |
| Internal read command to first data      | $t_{AA}$      | 13.75<br>(13.125) <sup>5,10</sup> | 20        | ns       |           |
| ACT to internal read or write delay time | $t_{RCD}$     | 13.75<br>(13.125) <sup>5,10</sup> | —         | ns       |           |
| PRE command period                       | $t_{RP}$      | 13.75<br>(13.125) <sup>5,10</sup> | —         | ns       |           |
| ACT to ACT or REF command period         | $t_{RC}$      | 48.75<br>(48.125) <sup>5,10</sup> | —         | ns       |           |
| ACT to PRE command period                | $t_{RAS}$     | 35                                | 9 * tREFI | ns       |           |
| CL = 6                                   | CWL = 5       | $t_{CK(AVG)}$                     | 2.5       | 3.3      | 1,2,3,8   |
|  | CWL = 6       | $t_{CK(AVG)}$                     | Reserved  |          | 1,2,3,4,8 |
|  | CWL = 7       | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
| CL = 7                                   | CWL = 5       | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
|  | CWL = 6       | $t_{CK(AVG)}$                     | 1.875     | < 2.5    | 1,2,3,4,8 |
|  | CWL = 7       | $t_{CK(AVG)}$                     | Reserved  |          |           |
|  | CWL = 8       | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
| CL = 8                                   | CWL = 5       | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
|  | CWL = 6       | $t_{CK(AVG)}$                     | 1.875     | < 2.5    | 1,2,3,8   |
|  | CWL = 7       | $t_{CK(AVG)}$                     | Reserved  |          | 1,2,3,4,8 |
|  | CWL = 8       | $t_{CK(AVG)}$                     | Reserved  |          | 1,2,3,4   |
| CL = 9                                   | CWL = 5, 6    | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
|  | CWL = 7       | $t_{CK(AVG)}$                     | 1.5       | <1.875   | 1,2,3,4,8 |
|  | CWL = 8       | $t_{CK(AVG)}$                     | Reserved  |          |           |
| CL = 10                                  | CWL = 5, 6    | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
|  | CWL = 7       | $t_{CK(AVG)}$                     | 1.5       | <1.875   | 1,2,3,8   |
|  | CWL = 8       | $t_{CK(AVG)}$                     | Reserved  |          | 1,2,3,4   |
| CL = 11                                  | CWL = 5, 6, 7 | $t_{CK(AVG)}$                     | Reserved  |          | 4         |
|  | CWL = 8       | $t_{CK(AVG)}$                     | 1.25      | <1.5     | 1,2,3     |
| Supported CL Settings                    |               | 5, 6, 7, 8, 9, 10, 11             |           | $n_{CK}$ |           |
| Supported CWL Settings                   |               | 5, 6, 7, 8                        |           | $n_{CK}$ |           |

## DDR3-1866 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 21.

| Speed Bin                                |               | DDR3-1866M                        |           | Unit   | Note         |
|--|---------------|-----------------------------------|-----------|--------|--------------|
| CL - nRCD - nRP                          |               | 13-13-13                          |           |        |              |
| Parameter                                | Symbol        | min                               | max       |        |              |
| Internal read command to first data      | $t_{AA}$      | 13.91<br>(13.125) <sup>5,11</sup> | 20        | ns     |              |
| ACT to internal read or write delay time | $t_{RCD}$     | 13.91<br>(13.125) <sup>5,11</sup> | —         | ns     |              |
| PRE command period                       | $t_{RP}$      | 13.91<br>(13.125) <sup>5,11</sup> | —         | ns     |              |
| ACT to PRE command period                | $t_{RAS}$     | 34                                | 9 * tREFI | ns     |              |
| ACT to ACT or PRE command period         | $t_{RC}$      | 47.91<br>(47.125) <sup>5,11</sup> | -         | ns     |              |
| CL = 6                                   | CWL = 5       | $t_{CK(AVG)}$                     | 2.5       | 3.3    | ns 1,2,3,9   |
|  | CWL = 6       | $t_{CK(AVG)}$                     | Reserved  |        | ns 1,2,3,4,9 |
|  | CWL = 7,8,9   | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
| CL = 7                                   | CWL = 5       | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 6       | $t_{CK(AVG)}$                     | 1.875     | < 2.5  | ns 1,2,3,4,9 |
|  | CWL = 7,8,9   | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
| CL = 8                                   | CWL = 5       | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 6       | $t_{CK(AVG)}$                     | 1.875     | < 2.5  | ns 1,2,3,9   |
|  | CWL = 7       | $t_{CK(AVG)}$                     | Reserved  |        | ns 1,2,3,4,9 |
|  | CWL = 8,9     | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
| CL = 9                                   | CWL = 5, 6    | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 7       | $t_{CK(AVG)}$                     | 1.5       | <1.875 | ns 1,2,3,4,9 |
|  | CWL = 8       | $t_{CK(AVG)}$                     | Reserved  |        | ns 1,2,3,4,9 |
|  | CWL = 9       | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
| CL = 10                                  | CWL = 5, 6    | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 7       | $t_{CK(AVG)}$                     | 1.5       | <1.875 | ns 1,2,3,9   |
|  | CWL = 8       | $t_{CK(AVG)}$                     | Reserved  |        | ns 1,2,3,4,9 |
| CL = 11                                  | CWL = 5,6,7   | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 8       | $t_{CK(AVG)}$                     | 1.25      | <1.5   | ns 1,2,3,4,9 |
|  | CWL = 9       | $t_{CK(AVG)}$                     | Reserved  |        | ns 1,2,3,4   |
| CL = 12                                  | CWL = 5,6,7,8 | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 9       | $t_{CK(AVG)}$                     | Reserved  |        | ns 1,2,3,4   |
| CL = 13                                  | CWL = 5,6,7,8 | $t_{CK(AVG)}$                     | Reserved  |        | ns 4         |
|  | CWL = 9       | $t_{CK(AVG)}$                     | 1.07      | <1.25  | ns 1, 2, 3   |
| Supported CL Settings                    |               | 6, 7, 8, 9, 10, 11, 13            |           |        | $n_{CK}$     |
| Supported CWL Settings                   |               | 5, 6, 7, 8, 9                     |           |        | $n_{CK}$     |

## Speed Bin Table Notes

Absolute Specification ( $T_{OPER}$ ;  $V_{DDQ} = V_{DD} = 1.35V +1.000/- 0.067 V);$

( $T_{OPER}$ ;  $V_{DDQ} = V_{DD} = 1.5V +/- 0.075 V);$

1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (3.0, 2.5, 1.875, 1.5, or 1.25 ns) when calculating  $CL [nCK] = tAA [ns] / tCK(AVG) [ns]$ , rounding up to the next 'Supported CL', where tCK(AVG) = 3.0 ns should only be used for CL = 5 calculation.
3. tCK(AVG).MAX limits: Calculate  $tCK(AVG) = tAA.MAX / CL SELECTED$  and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
4. 'Reserved' settings are not allowed. User must program a different value.
5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to DIMM data sheet and/or the DIMM SPD information if and how this setting is supported.
6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
9. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
10. DDR3 SDRAM devices supporting optional down binning to CL=7 and CL=9, and tAA/tRCD/tRP must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333H devices supporting down binning to DDR3-1066F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600K devices supporting down binning to DDR3-1333H or DDR3-1600F should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333H and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600K.
11. DDR3 SDRAM devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/tRCD/tRPmin must be 13.125ns. SPD setting must be programmed to match. For example, DDR3-1866 devices supporting down binning to DDR3-1600 or DDR3-1333 or 1066 should program 13.125ns in SPD bytes for tAAmin(byte 16), tRCDmin(byte 18) and tRPmin(byte 20) is programmed to 13.125ns, tRCmin(byte 21,23) also should be programmed accordingly. For example, 47.125ns (tRASmin + tRPmin = 34ns + 13.125ns)

## IDD and IDDQ Specification Parameters and Test Conditions

### IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 1. shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as  $V_{IN} \leq V_{ILAC(max)}$ .
- "1" and "HIGH" is defined as  $V_{IN} \geq V_{IHAC(max)}$ .
- "MID\_LEVEL" is defined as inputs are  $V_{REF} = V_{DD}/2$ .
- Timing used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 10.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting  
 $RON = RZQ/7$  (34 Ohm in MR1);  
 $Qoff = 0_B$  (Output Buffer enabled in MR1);  
 $RTT_Nom = RZQ/6$  (40 Ohm in MR1);  
 $RTT_Wr = RZQ/2$  (120 Ohm in MR2);  
TDQS Feature disabled in MR1
- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define  $D = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{\text{HIGH}, \text{LOW}, \text{LOW}, \text{LOW}\}$
- Define  $\bar{D} = \{\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}\} := \{\text{HIGH}, \text{HIGH}, \text{HIGH}, \text{HIGH}\}$




Figure 1 - Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements  
 [Note: DIMM level Output test load condition may be different from above]




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement

**Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns**

| Symbol           | DDR3-1066     | DDR3-1333 | DDR3-1600 | DDR3-1866 | Unit |
|------------------|---------------|-----------|-----------|-----------|------|
|                  | 7-7-7         | 9-9-9     | 11-11-11  | 13-13-13  |      |
| $t_{CK}$         | 1.875         | 1.5       | 1.25      | 1.25      | ns   |
| CL               | 7             | 9         | 11        | 11        | nCK  |
| $n_{RCD}$        | 7             | 9         | 11        | 11        | nCK  |
| $n_{RC}$         | 27            | 33        | 39        | 39        | nCK  |
| $n_{RAS}$        | 20            | 24        | 28        | 28        | nCK  |
| $n_{RP}$         | 7             | 9         | 11        | 11        | nCK  |
| $n_{FAW}$        | 1KB page size | 20        | 20        | 24        | nCK  |
|                  | 2KB page size | 27        | 30        | 32        | nCK  |
| $n_{RRD}$        | 1KB page size | 4         | 4         | 5         | nCK  |
|                  | 2KB page size | 6         | 5         | 6         | nCK  |
| $n_{RFC}$ -512Mb | 48            | 60        | 72        | 72        | nCK  |
| $n_{RFC}$ -1 Gb  | 59            | 74        | 88        | 88        | nCK  |
| $n_{RFC}$ - 2 Gb | 86            | 107       | 128       | 128       | nCK  |
| $n_{RFC}$ - 4 Gb | 139           | 174       | 208       | 208       | nCK  |
| $n_{RFC}$ - 8 Gb | 187           | 234       | 280       | 280       | nCK  |

**Table 2 -Basic IDD and IDDQ Measurement Conditions**

| Symbol    | Description   |
|-----------|---|
| $I_{DD0}$ | Operating One Bank Active-Precharge Current<br>CKE: High; External clock: On; $t_{CK}$ , $n_{RC}$ , $n_{RAS}$ , CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3; Data IO: MID-LEVEL; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 3); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 3.      |
| $I_{DD1}$ | Operating One Bank Active-Precharge Current<br>CKE: High; External clock: On; $t_{CK}$ , $n_{RC}$ , $n_{RAS}$ , $n_{RCD}$ , CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : High between ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to Table 4; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 4); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 4. |

| Symbol      | Description   |
|-------------|---|
| $I_{DD2N}$  | Precharge Standby Current<br><br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 5.                       |
| $I_{DD2NT}$ | Precharge Standby ODT Current<br><br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: toggling according to Table 6; Pattern Details: see Table 6. |
| $I_{DD2P0}$ | Precharge Power-Down Current Slow Exit<br><br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit <sup>c)</sup>                  |
| $I_{DD2P1}$ | Precharge Power-Down Current Fast Exit<br><br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit <sup>c)</sup>                  |
| $I_{DD2Q}$  | Precharge Quiet Standby Current<br><br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0  |
| $I_{DD3N}$  | Active Standby Current<br><br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 5.                            |
| $I_{DD3P}$  | Active Power-Down Current<br><br>CKE: Low; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0   |

| Symbol      | Description  |
|-------------|--|
| $I_{DD4R}$  | Operating Burst Read Current<br><br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : High between RD; Command, Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst with different data between one burst and the next one according to Table 7; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...(see Table 7); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 7.     |
| $I_{DD4W}$  | Operating Burst Write Current<br><br>CKE: High; External clock: On; tCK, CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : High between WR; Command, Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless read data burst with different data between one burst and the next one according to Table 8; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...(see Table 8); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at HIGH; Pattern Details: see Table 8. |
| $I_{DD5B}$  | Burst Refresh Current<br><br>CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ : High between REF; Command, Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: REF command every nREF (see Table 9); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 9.   |
| $I_{DD6}$   | Self-Refresh Current: Normal Temperature Range<br><br>$T_{CASE}$ : 0 - 85 °C; Auto Self-Refresh (ASR): Disabled <sup>d)</sup> ; Self-Refresh Temperature Range (SRT): Normal <sup>e)</sup> ; CKE: Low; External clock: Off; CK and $\overline{CK}$ : LOW; CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ , Command, Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: MID_LEVEL  |
| $I_{DD6ET}$ | Self-Refresh Current: Extended Temperature Range (optional)<br><br>$T_{CASE}$ : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled <sup>d)</sup> ; Self-Refresh Temperature Range (SRT): Extended <sup>e)</sup> ; CKE: Low; External clock: Off; CK and $\overline{CK}$ : LOW; CL: see Table 1; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{CS}$ , Command, Address, Bank Address Inputs, Data IO: MID_LEVEL; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: MID_LEVEL                              |

| Symbol    | Description   |
|-----------|---|
| $I_{DD7}$ | <p>Operating Bank Interleave Read Current</p> <p>CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1; BL: 8<sup>a),f)</sup>; AL: CL-1; <math>\overline{CS}</math>: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according to Table 10; Data IO: read data burst with different data between one burst and the next one according to Table 10; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,...7) with different addressing, see Table 10; Output Buffer and RTT: Enabled in Mode Registers<sup>b)</sup>; ODT Signal: stable at 0; Pattern Details: see Table 10.</p> |

- a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B
- c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12 = 1B for Fast Exit
- d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable
- e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range
- f) Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B

**Table 3 - IDD0 Measurement-Loop Pattern<sup>a)</sup>**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>   | <b><math>\overline{CS}</math></b>          | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |  |  |  |
|---------------------------------------|-------------|-----------------|---------------------|--|--|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|--|--|--|
| toggling                              | Static High | 0               | 0                   | ACT  | 0  | 0                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | 1,2                 | D, D   | 1  | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | 3,4                 | $\overline{D}, \overline{D}$                                       | 1  | 1                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until nRAS - 1, truncate if necessary         |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | nRAS                | PRE  | 0  | 0                                  | 1                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until nRC - 1, truncate if necessary          |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1*nRC+0             | ACT  | 0  | 0                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | 1*nRC+1, 2          | D, D   | 1  | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | 1*nRC+3, 4          | $\overline{D}, \overline{D}$                                       | 1  | 1                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until 1*nRC + nRAS - 1, truncate if necessary |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1*nRC+nRAS          | PRE  | 0  | 0                                  | 1                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until 2*nRC - 1, truncate if necessary        |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1                   | 2*nRC  | repeat Sub-Loop 0, use BA[2:0] = 1 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 2                   | 4*nRC  | repeat Sub-Loop 0, use BA[2:0] = 2 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 3                   | 6*nRC  | repeat Sub-Loop 0, use BA[2:0] = 3 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 4                   | 8*nRC  | repeat Sub-Loop 0, use BA[2:0] = 4 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 5                   | 10*nRC   | repeat Sub-Loop 0, use BA[2:0] = 5 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 6                   | 12*nRC   | repeat Sub-Loop 0, use BA[2:0] = 6 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 7                   | 14*nRC   | repeat Sub-Loop 0, use BA[2:0] = 7 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.

**Table 4 - IDD1 Measurement-Loop Pattern<sup>a)</sup>**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>  | <b><math>\overline{CS}</math></b>          | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |  |  |  |
|---------------------------------------|-------------|-----------------|---------------------|---|--|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|--|--|--|
| toggling                              | Static High | 0               | 0                   | ACT   | 0  | 0                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | 1,2                 | D, D  | 1  | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | 3,4                 | $\overline{D}, \overline{D}$  | 1  | 1                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until nRCD - 1, truncate if necessary              |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | nRCD                | RD  | 0  | 1                                  | 0                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | 00000000                 |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until nRAS - 1, truncate if necessary              |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | nRAS                | PRE   | 0  | 0                                  | 1                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern 1...4 until nRC - 1, truncate if necessary               |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1*nRC+0             | ACT   | 0  | 0                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | 1*nRC+1,2           | D, D  | 1  | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | 1*nRC+3,4           | $\overline{D}, \overline{D}$  | 1  | 1                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern nRC + 1,...4 until nRC + nRCE - 1, truncate if necessary |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1*nRC+nRCD          | RD  | 0  | 1                                  | 0                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | 00110011                 |  |  |  |
|                                       |             |                 | ...                 | repeat pattern nRC + 1,...4 until nRC + nRAS - 1, truncate if necessary |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1*nRC+nRAS          | PRE   | 0  | 0                                  | 1                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |  |
|                                       |             |                 | ...                 | repeat pattern nRC + 1,...4 until *2 nRC - 1, truncate if necessary     |  |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 1                   | 2*nRC   | repeat Sub-Loop 0, use BA[2:0] = 1 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 2                   | 4*nRC   | repeat Sub-Loop 0, use BA[2:0] = 2 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 3                   | 6*nRC   | repeat Sub-Loop 0, use BA[2:0] = 3 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 4                   | 8*nRC   | repeat Sub-Loop 0, use BA[2:0] = 4 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 5                   | 10*nRC  | repeat Sub-Loop 0, use BA[2:0] = 5 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 6                   | 12*nRC  | repeat Sub-Loop 0, use BA[2:0] = 6 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |
|                                       |             |                 | 7                   | 14*nRC  | repeat Sub-Loop 0, use BA[2:0] = 7 instead |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |  |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID\_LEVEL.

**Table 5 - IDD2N and IDD3N Measurement-Loop Pattern<sup>a)</sup>**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>                             | <b><math>\overline{CS}</math></b> | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |
|---------------------------------------|-------------|-----------------|---------------------|--|-----------------------------------|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|
| toggling                              | Static High | 0               | 0                   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 0               | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 1                   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 0               | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 2                   | $\overline{D}$                             | 1                                 | 1                                  | 1                                  | 1                                 | 0          | 0              | 0               | 0            | 0             | F             | 0             | -                        |
|                                       |             |                 | 3                   | $\overline{D}$                             | 1                                 | 1                                  | 1                                  | 1                                 | 0          | 0              | 0               | 0            | 0             | F             | 0             | -                        |
|                                       |             | 1               | 4-7                 | repeat Sub-Loop 0, use BA[2:0] = 1 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 8-11                | repeat Sub-Loop 0, use BA[2:0] = 2 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 12-15               | repeat Sub-Loop 0, use BA[2:0] = 3 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 16-19               | repeat Sub-Loop 0, use BA[2:0] = 4 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 20-23               | repeat Sub-Loop 0, use BA[2:0] = 5 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 24-17               | repeat Sub-Loop 0, use BA[2:0] = 6 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 28-31               | repeat Sub-Loop 0, use BA[2:0] = 7 instead |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.

**Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Pattern<sup>a)</sup>**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>                                 | <b><math>\overline{CS}</math></b> | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |
|---------------------------------------|-------------|-----------------|---------------------|--|-----------------------------------|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|
| toggling                              | Static High | 0               | 0                   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 0               | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 1                   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 0               | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 2                   | $\overline{D}$                                 | 1                                 | 1                                  | 1                                  | 1                                 | 0          | 0              | 0               | 0            | 0             | F             | 0             | -                        |
|                                       |             |                 | 3                   | $\overline{D}$                                 | 1                                 | 1                                  | 1                                  | 1                                 | 0          | 0              | 0               | 0            | 0             | F             | 0             | -                        |
|                                       |             | 1               | 4-7                 | repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 1 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 8-11                | repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 2 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 12-15               | repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 3 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 16-19               | repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 4 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 20-23               | repeat Sub-Loop 0, but ODT = 0 and BA[2:0] = 5 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 24-17               | repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 6 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 28-31               | repeat Sub-Loop 0, but ODT = 1 and BA[2:0] = 7 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.

**Table 7 - IDD4R and IDDQ4R Measurement-Loop Pattern<sup>a)</sup>**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>                     | <b><math>\overline{CS}</math></b>  | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |
|---------------------------------------|-------------|-----------------|---------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|
| toggling                              | Static High | 0               | 0                   | RD                                 | 0                                  | 1                                  | 0                                  | 1                                 | 0          | 00             | 0               | 0            | 0             | 0             | 0             | 00000000                 |
|                                       |             |                 | 1                   | D                                  | 1                                  | 0                                  | 0                                  | 0                                 | 0          | 00             | 0               | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 2,3                 | $\overline{D}, \overline{D}$       | 1                                  | 1                                  | 1                                  | 1                                 | 0          | 00             | 0               | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 4                   | RD                                 | 0                                  | 1                                  | 0                                  | 1                                 | 0          | 00             | 0               | 0            | F             | 0             | 00110011      |                          |
|                                       |             |                 | 5                   | D                                  | 1                                  | 0                                  | 0                                  | 0                                 | 0          | 00             | 0               | 0            | F             | 0             | -             |                          |
|                                       |             |                 | 6,7                 | $\overline{D}, \overline{D}$       | 1                                  | 1                                  | 1                                  | 1                                 | 0          | 00             | 0               | 0            | F             | 0             | -             |                          |
|                                       |             | 1               | 8-15                | repeat Sub-Loop 0, but BA[2:0] = 1 |                                    |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 2                   | 16-23                              | repeat Sub-Loop 0, but BA[2:0] = 2 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 3                   | 24-31                              | repeat Sub-Loop 0, but BA[2:0] = 3 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 4                   | 32-39                              | repeat Sub-Loop 0, but BA[2:0] = 4 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 5                   | 40-47                              | repeat Sub-Loop 0, but BA[2:0] = 5 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 6                   | 48-55                              | repeat Sub-Loop 0, but BA[2:0] = 6 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 7                   | 56-63                              | repeat Sub-Loop 0, but BA[2:0] = 7 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

**Table 8 - IDD4W Measurement-Loop Pattern<sup>a)</sup>**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>                     | <b><math>\overline{CS}</math></b>  | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |
|---------------------------------------|-------------|-----------------|---------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|
| toggling                              | Static High | 0               | 0                   | WR                                 | 0                                  | 1                                  | 0                                  | 0                                 | 1          | 0              | 00              | 0            | 0             | 0             | 0             | 00000000                 |
|                                       |             |                 | 1                   | D                                  | 1                                  | 0                                  | 0                                  | 0                                 | 1          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 2,3                 | $\overline{D}, \overline{D}$       | 1                                  | 1                                  | 1                                  | 1                                 | 1          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |
|                                       |             |                 | 4                   | WR                                 | 0                                  | 1                                  | 0                                  | 0                                 | 1          | 0              | 00              | 0            | 0             | F             | 0             | 00110011                 |
|                                       |             |                 | 5                   | D                                  | 1                                  | 0                                  | 0                                  | 0                                 | 1          | 0              | 00              | 0            | 0             | F             | 0             | -                        |
|                                       |             |                 | 6,7                 | $\overline{D}, \overline{D}$       | 1                                  | 1                                  | 1                                  | 1                                 | 1          | 0              | 00              | 0            | 0             | F             | 0             | -                        |
|                                       |             | 1               | 8-15                | repeat Sub-Loop 0, but BA[2:0] = 1 |                                    |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 2                   | 16-23                              | repeat Sub-Loop 0, but BA[2:0] = 2 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 3                   | 24-31                              | repeat Sub-Loop 0, but BA[2:0] = 3 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 4                   | 32-39                              | repeat Sub-Loop 0, but BA[2:0] = 4 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 5                   | 40-47                              | repeat Sub-Loop 0, but BA[2:0] = 5 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 6                   | 48-55                              | repeat Sub-Loop 0, but BA[2:0] = 6 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |
|                                       |             |                 | 7                   | 56-63                              | repeat Sub-Loop 0, but BA[2:0] = 7 |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to WR Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

**Table 9 - IDD5B Measurement-Loop Pattern<sup>a)</sup>**

| <b><math>\overline{CK}, \overline{\overline{CK}}</math></b> | <b>CKE</b> | <b>Sub-Loop</b> | <b>Cycle Number</b> | <b>Command</b>   | <b><math>\overline{CS}</math></b> | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |  |  |
|---|------------|-----------------|---------------------|--|-----------------------------------|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|--|--|
| toggling<br>Static High                                     |            | 0               | 0                   | REF  | 0                                 | 0                                  | 0                                  | 1                                 | 0          | 0              | 0               | 0            | 0             | 0             | 0             | -                        |  |  |
|   |            | 1               | 1.2                 | D, D   | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |  |  |
|   |            |                 | 3,4                 | $\overline{D}, \overline{D}$                               | 1                                 | 1                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |  |  |
|   |            |                 | 5...8               | repeat cycles 1...4, but BA[2:0] = 1                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            |                 | 9...12              | repeat cycles 1...4, but BA[2:0] = 2                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            |                 | 13...16             | repeat cycles 1...4, but BA[2:0] = 3                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            |                 | 17...20             | repeat cycles 1...4, but BA[2:0] = 4                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            |                 | 21...24             | repeat cycles 1...4, but BA[2:0] = 5                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            |                 | 25...28             | repeat cycles 1...4, but BA[2:0] = 6                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            |                 | 29...32             | repeat cycles 1...4, but BA[2:0] = 7                       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |
|   |            | 2               | 33...nRFC-1         | repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary. |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |  |  |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are MID-LEVEL.

b) DQ signals are MID-LEVEL.

**Table 10 - IDD7 Measurement-Loop Pattern<sup>a)</sup>**
**ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9**

| <b>CK, <math>\overline{CK}</math></b> | <b>CKE</b>  | <b>Sub-Loop</b> | <b>Cycle Number</b>   | <b>Command</b>                           | <b><math>\overline{CS}</math></b> | <b><math>\overline{RAS}</math></b> | <b><math>\overline{CAS}</math></b> | <b><math>\overline{WE}</math></b> | <b>ODT</b> | <b>BA[2:0]</b> | <b>A[15:11]</b> | <b>A[10]</b> | <b>A[9:7]</b> | <b>A[6:3]</b> | <b>A[2:0]</b> | <b>Data<sup>b)</sup></b> |   |  |
|---------------------------------------|-------------|-----------------|---|--|-----------------------------------|------------------------------------|------------------------------------|-----------------------------------|------------|----------------|-----------------|--------------|---------------|---------------|---------------|--------------------------|---|--|
| toggling                              | Static High | 0               | 0   | ACT                                      | 0                                 | 0                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |   |  |
|                                       |             |                 | 1   | RDA                                      | 0                                 | 1                                  | 0                                  | 1                                 | 0          | 0              | 00              | 1            | 0             | 0             | 0             | 00000000                 |   |  |
|                                       |             |                 | 2   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | 0             | 0             | -                        |   |  |
|                                       |             |                 | ...   | repeat above D Command until nRRD - 1    |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 1               | nRRD  | ACT                                      | 0                                 | 0                                  | 1                                  | 1                                 | 0          | 1              | 00              | 0            | 0             | F             | 0             | -                        |   |  |
|                                       |             |                 | nRRD+1  | RDA                                      | 0                                 | 1                                  | 0                                  | 1                                 | 0          | 1              | 00              | 1            | 0             | F             | 0             | 00110011                 |   |  |
|                                       |             |                 | nRRD+2  | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 1              | 00              | 0            | 0             | F             | 0             | -                        |   |  |
|                                       |             |                 | ...   | repeat above D Command until 2* nRRD - 1 |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 2               | 2*nRRD  | repeat Sub-Loop 0, but BA[2:0] = 2       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 3               | 3*nRRD  | repeat Sub-Loop 1, but BA[2:0] = 3       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 4               | 4*nRRD  | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 3              | 00              | 0            | 0             | F             | 0             | -                        |   |  |
|                                       |             |                 | Assert and repeat above D Command until nFAW - 1, if necessary    |  |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 5               | nFAW  | repeat Sub-Loop 0, but BA[2:0] = 4       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 6               | nFAW+nRRD   | repeat Sub-Loop 1, but BA[2:0] = 5       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 7               | nFAW+2*nRRD   | repeat Sub-Loop 0, but BA[2:0] = 6       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 8               | nFAW+3*nRRD   | repeat Sub-Loop 1, but BA[2:0] = 7       |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 9               | nFAW+4*nRRD   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 7               | 00           | 0             | 0             | F             | 0                        | - |  |
|                                       |             |                 | Assert and repeat above D Command until 2* nFAW - 1, if necessary |  |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 10              | 2*nFAW+0  | ACT                                      | 0                                 | 0                                  | 1                                  | 1                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |   |  |
|                                       |             |                 | 2*nFAW+1  | RDA                                      | 0                                 | 1                                  | 0                                  | 1                                 | 0          | 0              | 00              | 1            | 0             | F             | 0             | 00110011                 |   |  |
|                                       |             |                 | 2&nFAW+2  | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 0              | 00              | 0            | 0             | F             | 0             | -                        |   |  |
|                                       |             |                 | Repeat above D Command until 2* nFAW + nRRD - 1                   |  |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 11              | 2*nFAW+nRRD   | ACT                                      | 0                                 | 0                                  | 1                                  | 1                                 | 0          | 1              | 00              | 0            | 0             | 0             | 0             | -                        |   |  |
|                                       |             |                 | 2*nFAW+nRRD+1   | RDA                                      | 0                                 | 1                                  | 0                                  | 1                                 | 0          | 1              | 00              | 1            | 0             | 0             | 0             | 00000000                 |   |  |
|                                       |             |                 | 2&nFAW+nRRD+2   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 1              | 00              | 0            | 0             | 0             | 0             | -                        |   |  |
|                                       |             |                 | Repeat above D Command until 2* nFAW + 2* nRRD - 1                |  |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 12              | 2*nFAW+2*nRRD   | repeat Sub-Loop 10, but BA[2:0] = 2      |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 13              | 2*nFAW+3*nRRD   | repeat Sub-Loop 11, but BA[2:0] = 3      |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 14              | 2*nFAW+4*nRRD   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 3              | 00              | 0            | 0             | 0             | 0             | -                        |   |  |
|                                       |             |                 | Assert and repeat above D Command until 3* nFAW - 1, if necessary |  |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 15              | 3*nFAW  | repeat Sub-Loop 10, but BA[2:0] = 4      |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 16              | 3*nFAW+nRRD   | repeat Sub-Loop 11, but BA[2:0] = 5      |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 17              | 3*nFAW+2*nRRD   | repeat Sub-Loop 10, but BA[2:0] = 6      |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 18              | 3*nFAW+3*nRRD   | repeat Sub-Loop 11, but BA[2:0] = 7      |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |
|                                       |             | 19              | 3*nFAW+4*nRRD   | D  | 1                                 | 0                                  | 0                                  | 0                                 | 0          | 7              | 00              | 0            | 0             | 0             | 0             | -                        |   |  |
|                                       |             |                 | Assert and repeat above D Command until 4* nFAW - 1, if necessary |  |                                   |                                    |                                    |                                   |            |                |                 |              |               |               |               |                          |   |  |

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to RD Commands, otherwise MID-LEVEL.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

## IDD Specifications (Tcase: 0 to 95°C)

\*Module IDD values in the datasheet are only a calculation based on the component IDD spec and register power. The actual measurements may vary according to DQ loading cap.

### 32GB, 4G x 72 LR-DIMM: HMT84GL7AMR4A


| Symbol        | Montage(C1) |            | Inphi(GS02B) |            | Unit | note |
|---------------|-------------|------------|--------------|------------|------|------|
|               | DDR3L 1333  | DDR3L 1600 | DDR3L 1333   | DDR3L 1600 |      |      |
| <b>IDD0</b>   | 3662        | 3808       | 4169         | 4349       | mA   |      |
| <b>IDD1</b>   | 3788        | 3934       | 4295         | 4475       | mA   |      |
| <b>IDD2N</b>  | 3374        | 3520       | 3881         | 4061       | mA   |      |
| <b>IDD2NT</b> | 3662        | 3808       | 4169         | 4349       | mA   |      |
| <b>IDD2P0</b> | 946         | 1020       | 1527         | 1633       | mA   |      |
| <b>IDD2P1</b> | 1090        | 1164       | 1671         | 1777       | mA   |      |
| <b>IDD2Q</b>  | 3446        | 3520       | 3953         | 4061       | mA   |      |
| <b>IDD3N</b>  | 4022        | 4168       | 4529         | 4709       | mA   |      |
| <b>IDD3P</b>  | 1594        | 1740       | 2175         | 2353       | mA   |      |
| <b>IDD4R</b>  | 4436        | 4744       | 4943         | 5285       | mA   |      |
| <b>IDD4W</b>  | 4526        | 4834       | 5033         | 5375       | mA   |      |
| <b>IDD5B</b>  | 6686        | 6814       | 7193         | 7355       | mA   |      |
| <b>IDD6</b>   | 1234        | 1308       | 1815         | 1921       | mA   |      |
| <b>IDD6ET</b> | 1522        | 1596       | 2103         | 2209       | mA   |      |
| <b>IDD7</b>   | 5426        | 5644       | 5933         | 6185       | mA   |      |

### 32GB, 4G x 72 LR-DIMM: HMT84GL7AMR4C

| Symbol        | Montage(C1) |           |           | Inphi(GS02B) |           |           | Unit | note |
|---------------|-------------|-----------|-----------|--------------|-----------|-----------|------|------|
|               | DDR3 1333   | DDR3 1600 | DDR3 1866 | DDR3 1333    | DDR3 1600 | DDR3 1866 |      |      |
| <b>IDD0</b>   | 4213        | 4351      | 4490      | 4855         | 5045      | 4949      | mA   |      |
| <b>IDD1</b>   | 4339        | 4495      | 4652      | 4981         | 5189      | 5111      | mA   |      |
| <b>IDD2N</b>  | 3907        | 4045      | 4184      | 4549         | 4739      | 4643      | mA   |      |
| <b>IDD2NT</b> | 4195        | 4405      | 4544      | 4837         | 5099      | 5003      | mA   |      |
| <b>IDD2P0</b> | 1192        | 1259      | 1292      | 1873         | 1997      | 2198      | mA   |      |
| <b>IDD2P1</b> | 1336        | 1403      | 1508      | 2017         | 2141      | 2414      | mA   |      |
| <b>IDD2Q</b>  | 3979        | 4117      | 4112      | 4624         | 4811      | 4571      | mA   |      |
| <b>IDD3N</b>  | 4555        | 4765      | 4904      | 5197         | 5459      | 5363      | mA   |      |
| <b>IDD3P</b>  | 1840        | 1979      | 2012      | 2521         | 2717      | 2918      | mA   |      |
| <b>IDD4R</b>  | 5077        | 5377      | 5768      | 5719         | 6071      | 6227      | mA   |      |
| <b>IDD4W</b>  | 5167        | 5467      | 5858      | 5809         | 6161      | 6317      | mA   |      |
| <b>IDD5B</b>  | 7147        | 7267      | 7388      | 7789         | 7961      | 7847      | mA   |      |
| <b>IDD6</b>   | 1480        | 1547      | 1580      | 2161         | 2285      | 2486      | mA   |      |
| <b>IDD6ET</b> | 1768        | 1835      | 1868      | 2249         | 2573      | 2774      | mA   |      |
| <b>IDD7</b>   | 6157        | 6367      | 6668      | 6799         | 7061      | 7127      | mA   |      |

## Module Dimensions

**4Gx72 - HMT84GL7AMR4A(C)**




**Note:**

1. ±0.13 tolerance on all dimensions unless otherwise stated.


**Units: millimeters**

## 4Gx72 - HMT84GL7AMR4A(C) - Heat Spreader


**Front**



**Back**



**Side**



**Note:**

1. ±0.13 tolerance on all dimensions unless otherwise stated.
2. In order to uninstall FDHS, please contact sales administrator.

**Units: millimeters**