# 74HC74; 74HCT74

Dual D-type flip-flop with set and reset; positive edge-trigger

Rev. 4 — 27 August 2012

Product data sheet

# 1. General description

The 74HC74 and 74HC774 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (n $\overline{S}$ D) and reset (n $\overline{R}$ D) inputs, and complementary nQ and n $\overline{Q}$  outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

### 2. Features and benefits

- Input levels:
  - ◆ For 74HC74: CMOS level
  - ◆ For 74HCT74: TTL level
- Symmetrical output impedance
- Low power dissipation
- High noise immunity
- Balanced propagation delays
- Specified in compliance with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

# 3. Ordering information

Table 1. Ordering information


Type number	Package								
	Temperature range	Name	Description	Version					
74HC74N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1					
74HCT74N									
74HC74D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1					
74HCT74D			3.9 mm						
74HC74DB	−40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body	SOT337-1					
74HCT74DB			width 5.3 mm						




 Table 1.
 Ordering information ...continued

Type number	Package								
	Temperature range	Name	Description	Version					
74HC74PW	−40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1					
74HCT74PW			body width 4.4 mm						
74HC74BQ	−40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very	SOT762-1					
74HCT74BQ			thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm						


# 4. Functional diagram





# 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

IUDIC Z.	i ili description	
Symbol	Pin	Description
1RD	1	asynchronous reset-direct input (active LOW)
1D	2	data input
1CP	3	clock input (LOW-to-HIGH, edge-triggered)
1SD	4	asynchronous set-direct input (active LOW)
1Q	5	output
1Q	6	complement output
GND	7	ground (0 V)
2Q	8	complement output
2Q	9	output
2SD	10	asynchronous set-direct input (active LOW)
2CP	11	clock input (LOW-to-HIGH, edge-triggered)
2D	12	data input
2RD	13	asynchronous reset-direct input (active LOW)
$V_{CC}$	14	supply voltage

# 6. Functional description

Table 3. Function table[1]

Input			Output			
nSD	nRD	nCP	nD	nQ	nQ	
L	Н	X	X	Н	L	
Н	L	Χ	Χ	L	Н	
L	L	Χ	X	Н	Н	

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care.

Table 4. Function table[1]

Input		Output			
nSD	nRD	nCP	nD	nQ <sub>n+1</sub>	nQ <sub>n+1</sub>
Н	Н	$\uparrow$	L	L	Н
Н	Н	$\uparrow$	Н	Н	L

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; ↑ = LOW-to-HIGH transition; Q<sub>n+1</sub> = state after the next LOW-to-HIGH CP transition; X = don't care.

# 7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	+100	mA
$I_{GND}$	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		<b>–65</b>	+150	°C
P <sub>tot</sub>	total power dissipation	DIP14 package	<u>[1]</u> -	750	mW
		SO14, (T)SSOP14 and DHVQFN14 packages	[1] -	500	mW

<sup>[1]</sup> For DIP14 package:  $P_{tot}$  derates linearly with 12 mW/K above 70  $^{\circ}\text{C}.$ 

For SO14 package: Ptot derates linearly with 8 mW/K above 70 °C.

For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN14 packages:  $P_{tot}$  derates linearly with 4.5 mW/K above 60  $^{\circ}\text{C}.$ 

# 8. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC74		74HCT74			Unit	
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V

# 9. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> =	-40 °C to	+85 °C	T <sub>amb</sub> = -40 °	C to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
74HC74								
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	8.0	0.5	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	4.32	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	5.81	-	5.2	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	-	±1.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	40	-	80	μА
Cı	input capacitance			3.5				pF
74HCT7	4							
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	0.8	-	0.8	V

 Table 7.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> =	-40 °C to	+85 °C	$T_{amb} = -40^{\circ}$	°C to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$					·	
	output voltage	$I_O = -4 \text{ mA}$	3.84	4.32	-	3.7	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$						
	output voltage	$I_{O} = 4.0 \text{ mA}$	-	0.15	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	-	±1.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	40	-	80	μА
Δl <sub>CC</sub>	additional supply current	$\begin{split} &V_{I} = V_{CC} - 2.1 \text{ V;} \\ &\text{other inputs at } V_{CC} \text{ or GND;} \\ &V_{CC} = 4.5 \text{ V to } 5.5 \text{ V;} \\ &I_{O} = 0 \text{ A} \end{split}$						
		per input pin; nD, nRD inputs	-	70	315	-	343	μА
		per input pin; nSD, nCP input	-	80	360	-	392	μΑ
Cı	input capacitance			3.5				pF

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

# 10. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see Figure 9.

Symbol	Parameter	Conditions		T <sub>amb</sub>	= −40 °C to	+85 °C	$T_{amb} = -40$	°C to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
74HC74									
t <sub>pd</sub>	propagation delay	nCP to nQ, n $\overline{Q}$ ; see Figure 7	[2]						
		$V_{CC} = 2.0 \text{ V}$		-	47	220	-	265	ns
		$V_{CC} = 4.5 \text{ V}$		-	17	44	-	53	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	14	37	-	45	ns
		$\overline{NSD}$ to $\overline{NQ}$ ; see Figure 8	[2]						
		$V_{CC} = 2.0 \text{ V}$		-	50	250	-	300	ns
		V <sub>CC</sub> = 4.5 V		-	18	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	14	43	-	51	ns
		$\overline{RD}$ to $\overline{nQ}$ , $\overline{nQ}$ ; see Figure 8	[2]						
		$V_{CC} = 2.0 \text{ V}$		-	52	250	-	300	ns
		$V_{CC} = 4.5 \text{ V}$		-	19	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	15	43	-	51	ns
t <sub>t</sub>	transition	nQ, nQ; see Figure 7	[3]						
	time	$V_{CC} = 2.0 \text{ V}$		-	19	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$		-	7	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$		-	6	16	-	19	ns
$t_{W}$	pulse width	nCP HIGH or LOW; see Figure 7							
		$V_{CC} = 2.0 \text{ V}$		100	19	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$		20	7	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$		17	6	-	20	-	ns
		nSD, nRD LOW; see <u>Figure 8</u>							
		$V_{CC} = 2.0 \text{ V}$		100	19	-	120	-	ns
		V <sub>CC</sub> = 4.5 V		20	7	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$		17	6	-	20	-	ns
t <sub>rec</sub>	recovery	nSD, nRD; see Figure 8							
	time	$V_{CC} = 2.0 \text{ V}$		40	3	-	45	-	ns
		$V_{CC} = 4.5 \text{ V}$		8	1	-	9	-	ns
		$V_{CC} = 6.0 \text{ V}$		7	1	-	8	-	ns

Table 8. Dynamic characteristics ... continued Voltages are referenced to GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit see Figure 9.

Symbol	Parameter	Conditions		T <sub>amb</sub>	= –40 °C to	+85 °C	$T_{amb} = -40$	°C to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>su</sub>	set-up time	nD to nCP; see Figure 7	'						'
		$V_{CC} = 2.0 \text{ V}$		75	6	-	90	-	ns
		$V_{CC} = 4.5 \text{ V}$		15	2	-	18	-	ns
		$V_{CC} = 6.0 \text{ V}$		13	2	-	15	-	ns
t <sub>h</sub>	hold time	nD to nCP; see Figure 7							
		$V_{CC} = 2.0 \text{ V}$		3	-6	-	3	-	ns
		$V_{CC} = 4.5 \text{ V}$		3	-2	-	3	-	ns
		$V_{CC} = 6.0 \text{ V}$		3	-2	-	3	-	ns
f <sub>max</sub>	maximum	nCP; see Figure 7							
	frequency	V <sub>CC</sub> = 2.0 V		4.8	23	-	4.0	-	MHz
		V <sub>CC</sub> = 4.5 V		24	69	-	20	-	MHz
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	76	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$		28	82	-	24	-	MHz
$C_{PD}$	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	24	-	-	-	pF
74HCT7	4								
t <sub>pd</sub>	propagation delay	nCP to nQ, n $\overline{Q}$ ; see Figure 7	[2]						
		V <sub>CC</sub> = 4.5 V		-	18	44	-	53	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	ns
		$n\overline{S}D$ to $nQ$ , $n\overline{Q}$ ; see Figure 8	[2]						
		V <sub>CC</sub> = 4.5 V		-	23	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	ns
		nRD to nQ, nQ; see Figure 8	[2]						
		V <sub>CC</sub> = 4.5 V		-	24	50	-	60	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	ns
t <sub>t</sub>	transition	nQ, nQ; see Figure 7	[3]						
	time	V <sub>CC</sub> = 4.5 V		-	7	19	-	22	ns
t <sub>W</sub>	pulse width	nCP HIGH or LOW; see Figure 7							
		$V_{CC} = 4.5 \text{ V}$		23	9	-	27	-	ns
		nSD, nRD LOW; see <u>Figure 8</u>							
		V <sub>CC</sub> = 4.5 V		20	9	-	24	-	ns
t <sub>rec</sub>	recovery	nSD, nRD; see Figure 8							
	time	V <sub>CC</sub> = 4.5 V		8	1	-	9	-	ns
t <sub>su</sub>	set-up time	nD to nCP; see Figure 7							
	- -	V <sub>CC</sub> = 4.5 V		15	5		18		ns

#### Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit see Figure 9.

		77 =							
Symbol	Parameter	Conditions		T <sub>amb</sub> :	= –40 °C to	+85 °C	T <sub>amb</sub> = -40	Unit	
				Min	Typ[1]	Max	Min	Max	
t <sub>h</sub>	hold time	nD to nCP; see Figure 7					'		
		$V_{CC} = 4.5 \text{ V}$		3	-3	-	3	-	ns
f <sub>max</sub>	maximum frequency	nCP; see Figure 7							
		$V_{CC} = 4.5 \text{ V}$		22	54	-	18	-	MHz
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$		-	59	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$C_L$ = 50 pF; f = 1 MHz; $V_I$ = GND to $V_{CC}$ - 1.5 V	<u>[4]</u>	-	29	-	-	-	pF

- [1] All typical values are measured at  $T_{amb}$  = 25 °C.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

fo = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

frequency

Dual D-type flip-flop with set and reset; positive edge-trigger

### 11. Waveforms




Fig 7. Input to output propagation delay, output transition time, clock input pulse width and maximum





Table 9. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC74	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT74	1.3 V	1.3 V



Test data is given in Table 10.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

R<sub>L</sub> = Load resistance.

S1 = Test selection switch.

Fig 9. Test circuit for measuring switching times


Table 10. Test data

Туре	Input		Load		Test
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	
74HC74	$V_{CC}$	6 ns	15 pF, 50 pF	1 kΩ	t <sub>PLH</sub> , t <sub>PHL</sub>
74HCT74	3 V	6 ns	15 pF, 50 pF	1 kΩ	t <sub>PLH</sub> , t <sub>PHL</sub>

# 12. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### . . .

inches

0.17

0.02

0.13

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

0.068

0.044

0.021

0.014

0.009

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001	SC-501-14		<del>99-12-27</del> 03-02-13

0.77

0.26

0.14

0.3

0.32

Fig 10. Package outline SOT27-1 (DIP14)

74HC\_HCT74

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2012. All rights reserved.

0.01

0.087

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01	1	0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012			<del>99-12-27</del> 03-02-19


Fig 11. Package outline SOT108-1 (SO14)

74HC\_HCT74

All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT337-1		MO-150			<del>-99-12-27</del> 03-02-19

Fig 12. Package outline SOT337-1 (SSOP14)

74HC\_HCT74 All information provided in this document is subject to legal disclaimers.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

VERSION IEC JEDEC JEITA PROJECTION	DATE	ISSUE DATE	EUROPEAN	RENCES	REFER		OUTLINE
SOT402.1 MO.153	DATE	ISSUE DATE	PROJECTION	JEITA	JEDEC	IEC	VERSION
03-(		<del>99-12-27</del> 03-02-18			MO-153		SOT402-1

Fig 13. Package outline SOT402-1 (TSSOP14)

74HC\_HCT74

All information provided in this document is subject to legal disclaimers.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 14. Package outline SOT762-1 (DHVQFN14)

74HC\_HCT74

All information provided in this document is subject to legal disclaimers.

# 13. Abbreviations

### Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT74 v.4	20120827	Product data sheet	-	74HC_HCT74 v.3
Modifications:	guidelines	t of this data sheet has be of NXP Semiconductors. s have been adapted to th	· ·	
74HC_HCT74 v.3	20030710	Product data sheet	-	74HC_HCT74_CNV v.2
74HC_HCT74_CNV v.2	19980223	Product specification	-	-

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC\_HCT74

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 17. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history 18
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks20
16	Contact information 20
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.