# BLL6H1214L-250; BLL6H1214LS-250 LDMOS L-band radar power transistor

Rev. 01 — 11 December 2009

Objective data sheet

# **Product profile**

### 1.1 General description

250 W LDMOS power transistor intended for L-band radar applications in the 1.2 GHz to 1.4 GHz range.

#### Table 1. **Test information**

Typical RF performance at  $T_{case} = 25$  °C;  $t_D = 500 \ \mu s$ ;  $\delta = 20$  %;  $I_{Dq} = 100 \ mA$ ; in a class-AB production test circuit.

Mode of operation	f	$V_{DS}$	P <sub>L</sub>	Gp	ηр	t <sub>r</sub>	t <sub>f</sub>
	(GHz)	(V)	(W)	(dB)	(%)	(ns)	(ns)
pulsed RF	1.2 to 1.4	50	250	17	55	15	5

#### **CAUTION**



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

#### 1.2 Features

- Typical pulsed RF performance at a frequency of 1.2 GHz to 1.4 GHz, a supply voltage of 50 V, an  $I_{Dq}$  of 100 mA, a  $t_p$  of 500  $\mu s$  with  $\delta$  of 20 %:
  - ◆ Output power = 250 W
  - Power gain = 17 dB
  - ◆ Efficiency = 55 %
- Easy power control
- Integrated ESD protection
- High flexibility with respect to pulse formats
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (1.2 GHz to 1.4 GHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)





# 1.3 Applications

 L-band power amplifiers for radar applications in the 1.2 GHz to 1.4 GHz frequency range

# 2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
BLL6H121	14L-250 (SOT502A)		
1	drain		
2	gate		
3	source	[1] \( \) \(	2 - 3 3 sym112
BLL6H121	14LS-250 (SOT502B)		
1	drain		
2	gate		, Li
3	source	[1]	2 - 3 3 sym112

<sup>[1]</sup> Connected to flange.

# 3. Ordering information

Table 3. Ordering information

www.DataSheet4U.com

Type number	Package					
	Name	Description	Version			
BLL6H1214L-250	-	flanged LDMOST ceramic package; 2 mounting holes; 2 leads	SOT502A			
BLL6H1214LS-250	-	earless flanged LDMOST ceramic package; 2 leads	SOT502B			

# 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Mir	n Max	Unit
$V_{DS}$	drain-source voltage		-	100	V
$V_{GS}$	gate-source voltage		-0.	5 +13	V
$I_D$	drain current		-	72	Α
T <sub>stg</sub>	storage temperature		-65	5 +150	°C
Tj	junction temperature		-	225	°C

BLL6H1214L-250\_1214LS-250\_1 © NXP B.V. 2009. All rights reserved.

# 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$Z_{\text{th(j-c)}}$	transient thermal impedance from	$T_{case}$ = 85 °C; $P_L$ = 250 W		
	junction to case	$t_p$ = 100 $\mu$ s; $\delta$ = 10 %	0.10	K/W
		$t_p = 200 \ \mu s; \ \delta = 10 \ \%$	0.13	K/W
		$t_p = 500 \ \mu s; \ \delta = 20 \ \%$	0.15	K/W
		$t_p = 100 \ \mu s; \ \delta = 20 \ \%$	0.14	K/W

# 6. Characteristics

Table 6. DC characteristics

 $T_i = 25 \, ^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 2.7 \text{ mA}$	100	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 270 \text{ mA}$	1.3	1.8	2.2	V
$I_{DSS}$	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 50 \text{ V}$	-	-	1.4	μΑ
I <sub>DSX</sub>	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	64	72	-	Α
$I_{GSS}$	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	140	nΑ
g <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; I_{D} = 270 \text{ mA}$	3.2	5	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 9.5 \text{ A}$	-	50	90	mΩ

#### Table 7. RF characteristics

Mode of operation: pulsed RF;  $t_p$  = 500  $\mu$ s;  $\delta$  = 20 %; RF performance at  $V_{DS}$  = 50 V;  $I_{Dq}$  = 100 mA;  $T_{case}$  = 25 °C; unless otherwise specified, in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$P_{L}$	output power		250	-	-	W
$V_{DS}$	drain-source voltage	$P_{L} = 250 \text{ W}$	-	-	50	V
Gp	power gain	$P_{L} = 250 \text{ W}$	15	17	-	dB
RLin	input return loss	$P_{L} = 250 \text{ W}$	-	10	-	dB
P <sub>L(1dB)</sub>	output power at 1 dB gain compression		-	300	-	W
$\eta_{D}$	drain efficiency	$P_{L} = 250 \text{ W}$	50	55	-	%
P <sub>droop(pulse)</sub>	pulse droop power	$P_{L} = 250 \text{ W}$	-	0	0.3	dB
t <sub>r</sub>	rise time	$P_{L} = 250 \text{ W}$	-	15	25	ns
t <sub>f</sub>	fall time	$P_{L} = 250 \text{ W}$	-	5	25	ns

# 6.1 Ruggedness in class-AB operation

The BLL6H1214L-250 and BLL6H1214LS-250 are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS}$  = 50 V;  $I_{Dq}$  = 100 mA;  $P_L$  = 250 W;  $I_p$  = 500  $\mu$ s;  $\delta$  = 20 %.

www.DataSheet4U.com

# 7. Application information

# 7.1 Impedance information

**Table 8. Typical impedance** *Typical values unless otherwise specified.* 

71	-1	
f	Z <sub>S</sub>	Z <sub>L</sub>
GHz	Ω	Ω
1.2	1.268 – j2.623	2.987 – j1.664
1.3	2.193 – j2.457	2.162 – j1.326
1.4	2.359 – j2.052	1.604 – j1.887






Fig 1. Definition of transistor impedance

# 7.2 RF performance






 $V_{DS}$  = 50 V;  $t_p$  = 500  $\mu$ s;  $\delta$  = 20 %;  $I_{Dq}$  = 100 mA.

- (1) f = 1200 MHz
- (2) f = 1300 MHz
- (3) f = 1400 MHz


Fig 4. Drain efficiency as a function of load power; typical values



 $P_L$  = 250 W;  $V_{DS}$  = 50 V;  $t_p$  = 500  $\mu s; \, \delta$  = 20 %;  $I_{Dq}$  = 100 mA.

Fig 5. Power gain and drain efficiency as function of frequency; typical values






 $P_L$  = 250 W;  $V_{DS}$  = 50 V;  $t_p$  = 500  $\mu s; \, \delta$  = 20 %;  $I_{Dq}$  = 100 mA.

Fig 6. Input return loss as a function of frequency; typical value

# 7.3 Application circuit



\_\_\_\_\_

Fig 7. Component layout for class-AB application circuit

Table 9. List of components

See Figure 7.

Striplines are on a Rogers Duroid 6006 Printed-Circuit Board (PCB);  $\varepsilon_r = 6.15$  F/m; thickness = 0.64 mm.

Component	Description	Value	Remarks
C1	multilayer ceramic chip capacitor	10 μF; 35 V	[1]
C2, C4	multilayer ceramic chip capacitor	51 pF	[2]
C3, C8	multilayer ceramic chip capacitor	1 nF	[2]
C5	multilayer ceramic chip capacitor	82 pF	[3]
C6, C7	multilayer ceramic chip capacitor	56 pF	[3]
C9	multilayer ceramic chip capacitor	100 pF	[3]
C10	electrolytic capacitor	47 μF; 63 V	
R1	SMD resistor	10 Ω	0603

- [1] American Technical Ceramics type 100A or capacitor of same quality.
- [2] American Technical Ceramics type 100B or capacitor of same quality.
- [3] American Technical Ceramics type 800B or capacitor of same quality.

www.DataSheet4U.com

# 8. Package outline



SOT502A




Fig 8. Package outline SOT502A

IEC

OUTLINE

VERSION

SOT502A

**JEITA** 

REFERENCES

**JEDEC** 

**ISSUE DATE** 

99-12-28

03-01-10

**EUROPEAN** 

**PROJECTION** 

#### SOT502B Earless flanged LDMOST ceramic package; 2 leads D<sub>1</sub> C -1 н $U_2$ 2 $\rightarrow | \leftarrow | \psi_2(M) | D(M)$ www.DataSheet4U.com 5 10 mm scale DIMENSIONS (millimetre dimensions are derived from the original inch dimensions) UNIT D Ε L Α b С $D_1$ Н Q E<sub>1</sub> $U_1$ U<sub>2</sub> w<sub>2</sub> 9.53 4.72 12.83 20.02 19.96 9.50 0.15 1.14 19.94 5.33 1.70 20.70 9.91 mm 0.25 3.43 12.57 0.08 19.61 19.66 9.30 9.25 0.89 18.92 4.32 1.45 20.45 9.65 0.186 0.505 0.788 0.786 0.374 0.375 0.045 0.785 0.210 0.067 0.390 0.006 0.815 0.010 inches 0.135 0.495 0.003 0.772 0.774 0.366 0.364 0.035 | 0.745 | 0.170 0.057 0.805 0.380 REFERENCES **EUROPEAN** OUTLINE **ISSUE DATE PROJECTION** VERSION **JEDEC** IEC **JEITA** 03-01-10 SOT502B 07-05-09

Fig 9. Package outline SOT502B



# 9. Abbreviations

Table 10. Abbreviations

Acronym	Description
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
RF	Radio Frequency
SMD	Surface Mounted Device
L-band	Long wave Band
VSWR	Voltage Standing-Wave Ratio

# 10. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLL6H1214L-250_1214LS-250_1	20091211	Objective data sheet	-	-

www.DataSheet4U.com

# 11. Legal information

#### 11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 11.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com



# 13. Contents

1	Product profile
1.1	General description 1
1.2	Features
1.3	Applications 2
2	Pinning information 2
3	Ordering information
4	Limiting values
5	Thermal characteristics
6	Characteristics
6.1	Ruggedness in class-AB operation 3
7	Application information 4
7.1	Impedance information 4
7.2	RF performance 4
7.3	Application circuit 6
8	Package outline
9	Abbreviations 9
10	Revision history 9
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks10
12	Contact information 10
13	Contents

www.DataSheet4U.com

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.



founded by