

# Unbuffered 8Mx72 DIMM

(8Mx8 base)

Revision 0.1

June 1998

**Revision History****Version 0.0 (Sept. 1997)**

- Removed two AC parameters  $t_{ACP}$ (access time from  $\overline{CAS}$ ) and  $t_{AP}$ (access time from col. addr.) in *AC CHARACTERISTICS*.

**Version 0.1 (June 1998)**

- The 3rd. generation of 64M DRAM components are applied for this module.

## DRAM MODULE

## M374F080(8)3BJ1-C

### M374F080(8)3BJ1-C EDO Mode without buffer

8M x 72 DRAM DIMM with ECC Using 8Mx8, 8K & 4K Refresh, 3.3V

#### GENERAL DESCRIPTION

The Samsung M374F080(8)3BJ1-C is a 8Mx72bits Dynamic RAM high density memory module. The Samsung M374F080(8)3BJ1-C consists of nine CMOS 8Mx8bits DRAMs in SOJ 400mil packages and one 2K EEPROM for SPD in 8-pin SOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M374F080(8)3BJ1-C is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

#### PERFORMANCE RANGE

| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>HPC</sub> |
|-------|------------------|------------------|-----------------|------------------|
| -C50  | 50ns             | 13ns             | 84ns            | 20ns             |
| -C60  | 60ns             | 15ns             | 104ns           | 25ns             |

#### FEATURES

- Part Identification

| Part number    | PKG | Ref | CBR ref. | ROR ref. |
|----------------|-----|-----|----------|----------|
| M374F0803BJ1-C | SOJ | 4K  | 4K/64ms  |          |
| M374F0883BJ1-C | SOJ | 8K  | 4K/64ms  | 8K/64ms  |

- New JEDEC standard proposal without buffer
- Serial Presence Detect with EEPROM
- Extended Data Out Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- LVTTL compatible inputs and outputs
- Single +3.3V±0.3V power supply
- PCB : Height(1000mil), single sided component

#### PIN CONFIGURATIONS

| Pin | Front | Pin | Front | Pin | Front | Pin | Back | Pin | Back  | Pin | Back |
|-----|-------|-----|-------|-----|-------|-----|------|-----|-------|-----|------|
| 1   | Vss   | 29  | CAS1  | 57  | DQ18  | 85  | Vss  | 113 | CAS5  | 141 | DQ50 |
| 2   | DQ0   | 30  | RAS0  | 58  | DQ19  | 86  | DQ32 | 114 | *RAS1 | 142 | DQ51 |
| 3   | DQ1   | 31  | OE0   | 59  | Vcc   | 87  | DQ33 | 115 | DU    | 143 | Vcc  |
| 4   | DQ2   | 32  | Vss   | 60  | DQ20  | 88  | DQ34 | 116 | Vss   | 144 | DQ52 |
| 5   | DQ3   | 33  | A0    | 61  | NC    | 89  | DQ35 | 117 | A1    | 145 | NC   |
| 6   | Vcc   | 34  | A2    | 62  | DU    | 90  | Vcc  | 118 | A3    | 146 | DU   |
| 7   | DQ4   | 35  | A4    | 63  | NC    | 91  | DQ36 | 119 | A5    | 147 | NC   |
| 8   | DQ5   | 36  | A6    | 64  | Vss   | 92  | DQ37 | 120 | A7    | 148 | Vss  |
| 9   | DQ6   | 37  | A8    | 65  | DQ21  | 93  | DQ38 | 121 | A9    | 149 | DQ53 |
| 10  | DQ7   | 38  | A10   | 66  | DQ22  | 94  | DQ39 | 122 | A11   | 150 | DQ54 |
| 11  | DQ8   | 39  | A12   | 67  | DQ23  | 95  | DQ40 | 123 | *A13  | 151 | DQ55 |
| 12  | Vss   | 40  | Vcc   | 68  | Vss   | 96  | Vss  | 124 | Vcc   | 152 | Vss  |
| 13  | DQ9   | 41  | Vcc   | 69  | DQ24  | 97  | DQ41 | 125 | DU    | 153 | DQ56 |
| 14  | DQ10  | 42  | DU    | 70  | DQ25  | 98  | DQ42 | 126 | DU    | 154 | DQ57 |
| 15  | DQ11  | 43  | Vss   | 71  | DQ26  | 99  | DQ43 | 127 | Vss   | 155 | DQ58 |
| 16  | DQ12  | 44  | OE2   | 72  | DQ27  | 100 | DQ44 | 128 | DU    | 156 | DQ59 |
| 17  | DQ13  | 45  | RAS2  | 73  | Vcc   | 101 | DQ45 | 129 | *RAS3 | 157 | Vcc  |
| 18  | Vcc   | 46  | CAS2  | 74  | DQ28  | 102 | Vcc  | 130 | CAS6  | 158 | DQ60 |
| 19  | DQ14  | 47  | CAS3  | 75  | DQ29  | 103 | DQ46 | 131 | CAS7  | 159 | DQ61 |
| 20  | DQ15  | 48  | W2    | 76  | DQ30  | 104 | DQ47 | 132 | DU    | 160 | DQ62 |
| 21  | CB0   | 49  | Vcc   | 77  | DQ31  | 105 | CB4  | 133 | Vcc   | 161 | DQ63 |
| 22  | CB1   | 50  | NC    | 78  | Vss   | 106 | CB5  | 134 | NC    | 162 | Vss  |
| 23  | Vss   | 51  | NC    | 79  | NC    | 107 | Vss  | 135 | NC    | 163 | NC   |
| 24  | NC    | 52  | CB2   | 80  | NC    | 108 | NC   | 136 | CB6   | 164 | NC   |
| 25  | NC    | 53  | CB3   | 81  | NC    | 109 | NC   | 137 | CB7   | 165 | SA0  |
| 26  | Vcc   | 54  | Vss   | 82  | SDA   | 110 | Vcc  | 138 | Vss   | 166 | SA1  |
| 27  | W0    | 55  | DQ16  | 83  | SCL   | 111 | DU   | 139 | DQ48  | 167 | SA2  |
| 28  | CAS0  | 56  | DQ17  | 84  | Vcc   | 112 | CAS4 | 140 | DQ49  | 168 | Vcc  |

NOTE : A12 is used for only M374F0883BJ1-C (8K ref.)

#### PIN NAMES


| Pin Name    | Function                 |
|-------------|--------------------------|
| A0 - A11    | Address Input(4K ref.)   |
| A0 - A12    | Address Input(8K ref.)   |
| DQ0 - DQ63  | Data In/Out              |
| W0, W2      | Read/Write Enable        |
| OE0, OE2    | Output Enable            |
| RAS0, RAS2  | Row Address Strobe       |
| CAS0 - CAS7 | Column Address Strobe    |
| Vcc         | Power(+3.3V)             |
| Vss         | Ground                   |
| NC          | No Connection            |
| DU          | Don't use                |
| SDA         | Serial Address /Data I/O |
| SCL         | Serial Clock             |
| SA0 -SA2    | Address in EEPROM        |
| CB0 - CB7   | Check Bit                |

\* These pins are not used in this module.

# DRAM MODULE

M374F080(8)3BJ1-C

## FUNCTIONAL BLOCK DIAGRAM



# DRAM MODULE

# M374F080(8)3BJ1-C

## ABSOLUTE MAXIMUM RATINGS \*

| Item                                  | Symbol                             | Rating       | Unit |
|---------------------------------------|------------------------------------|--------------|------|
| Voltage on any pin relative Vss       | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to +4.6 | V    |
| Voltage on Vcc supply relative to Vss | V <sub>CC</sub>                    | -0.5 to +4.6 | V    |
| Storage Temperature                   | T <sub>stg</sub>                   | -55 to +150  | °C   |
| Power Dissipation                     | P <sub>D</sub>                     | 9            | W    |
| Short Circuit Output Current          | I <sub>OS</sub>                    | 50           | mA   |

\* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

| Item               | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | V    |

\*1 : V<sub>CC</sub>+1.3V at pulse width≤15ns which is measured at V<sub>CC</sub>.

\*2 : -1.3V at pulse width≤15ns which is measured at V<sub>SS</sub>.

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

| Symbol                                 | Speed      | M374F0883BJ1 |     | M374F0803BJ1 |      | Unit |
|----------------------------------------|------------|--------------|-----|--------------|------|------|
|                                        |            | Min          | Max | Min          | Max  |      |
| I <sub>CC1</sub>                       | -50        | -            | 810 | -            | 1080 | mA   |
|                                        | -60        | -            | 720 | -            | 990  | mA   |
| I <sub>CC2</sub>                       | Don't care | -            | 18  | -            | 18   | mA   |
| I <sub>CC3</sub>                       | -50        | -            | 810 | -            | 1080 | mA   |
|                                        | -60        | -            | 720 | -            | 990  | mA   |
| I <sub>CC4</sub>                       | -50        | -            | 900 | -            | 990  | mA   |
|                                        | -60        | -            | 810 | -            | 900  | mA   |
| I <sub>CC5</sub>                       | Don't care | -            | 4.5 | -            | 4.5  | mA   |
| I <sub>CC6</sub>                       | -50        | -            | 810 | -            | 1080 | mA   |
|                                        | -60        | -            | 720 | -            | 990  | mA   |
| I <sub>I(L)</sub><br>I <sub>O(L)</sub> | Don't care | -10          | 10  | -10          | 10   | uA   |
|                                        |            | -5           | 5   | -5           | 5    | uA   |
| V <sub>OH</sub><br>V <sub>OL</sub>     | Don't care | 2.4          | -   | 2.4          | -    | V    |
|                                        |            | -            | 0.4 | -            | 0.4  | V    |

I<sub>CC1</sub> : Operating Current \* ( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , Address cycling @t<sub>RC</sub>=min)

I<sub>CC2</sub> : Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{IH}}$ )

I<sub>CC3</sub> :  $\overline{\text{RAS}}$  Only Refresh Current \* ( $\overline{\text{CAS}}=\text{V}_{\text{IH}}$ ,  $\overline{\text{RAS}}$  cycling @t<sub>RC</sub>=min)

I<sub>CC4</sub> : Extended Data Out Mode Current \* ( $\overline{\text{RAS}}=\text{V}_{\text{IL}}$ ,  $\overline{\text{CAS}}$  cycling : t<sub>HPC</sub>=min)

I<sub>CC5</sub> : Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{CC}}-0.2\text{V}$ )

I<sub>CC6</sub> :  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Current \* ( $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  cycling @t<sub>RC</sub>=min)

I<sub>I(L)</sub> : Input Leakage Current (Any input 0≤V<sub>IN</sub>≤V<sub>CC</sub>+0.3V, all other pins not under test=0 V)

I<sub>O(L)</sub> : Output Leakage Current(Data Out is disabled, 0V≤V<sub>OUT</sub>≤V<sub>CC</sub>)

V<sub>OH</sub> : Output High Voltage Level (I<sub>OH</sub> = -2mA)

V<sub>OL</sub> : Output Low Voltage Level (I<sub>OL</sub> = 2mA)

\* NOTE : I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub> and I<sub>CC3</sub>, address can be changed maximum once while  $\overline{\text{RAS}}=\text{V}_{\text{IL}}$ . In I<sub>CC4</sub>, address can be changed maximum once within one EDO mode cycle time, t<sub>HPC</sub>.

# DRAM MODULE

# M374F080(8)3BJ1-C

## CAPACITANCE (TA = 25°C, VCC=3.3V, f = 1MHz)

| Item                                        | Symbol | Min | Max | Unit |
|---------------------------------------------|--------|-----|-----|------|
| Input capacitance[A0-A12]                   | CIN1   | -   | 55  | pF   |
| Input capacitance[W0, W2, OE0, OE2]         | CIN2   | -   | 45  | pF   |
| Input capacitance[RAS0, RAS2]               | CIN3   | -   | 45  | pF   |
| Input capacitance[CAS0 - CAS7]              | CIN4   | -   | 24  | pF   |
| Input/Output capacitance[DQ0-DQ63, CB0-CB7] | CDQ    | -   | 17  | pF   |

## AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)

Test condition : VIH/VII=2.2/0.7V, VOH/VOL=2.0/0.8V, output loading CL=100pF

| Parameter                             | Symbol | -50 |     | -60 |     | Unit | Note  |
|---------------------------------------|--------|-----|-----|-----|-----|------|-------|
|                                       |        | Min | Max | Min | Max |      |       |
| Random read or write cycle time       | tRC    | 84  |     | 104 |     | ns   |       |
| Read-modify-write cycle time          | tRWC   | 128 |     | 153 |     | ns   |       |
| Access time from RAS                  | tRAC   |     | 50  |     | 60  | ns   | 3,4,9 |
| Access time from CAS                  | tCAC   |     | 13  |     | 15  | ns   | 3,4,5 |
| Access time from column address       | tAA    |     | 25  |     | 30  | ns   | 3,9   |
| CAS to output in Low-Z                | tCLZ   | 3   |     | 3   |     | ns   | 3     |
| OE to output in Low-Z                 | tOLZ   | 3   |     | 3   |     | ns   | 3     |
| Output buffer turn-off delay from CAS | tCEZ   | 3   | 13  | 3   | 13  | ns   | 6,10  |
| Transition time(rise and fall)        | tT     | 1   | 50  | 1   | 50  | ns   | 2     |
| RAS precharge time                    | tRP    | 30  |     | 40  |     | ns   |       |
| RAS pulse width                       | tRAS   | 50  | 10K | 60  | 10K | ns   |       |
| RAS hold time                         | tRSH   | 8   |     | 10  |     | ns   |       |
| CAS hold time                         | tCSH   | 38  |     | 40  |     | ns   |       |
| CAS pulse width                       | tCAS   | 8   | 10K | 10  | 10K | ns   |       |
| RAS to CAS delay time                 | tRCD   | 17  | 37  | 20  | 45  | ns   | 4     |
| RAS to column address delay time      | tRAD   | 12  | 25  | 15  | 30  | ns   | 9     |
| CAS to RAS precharge time             | tCRP   | 5   |     | 5   |     | ns   |       |
| Row address set-up time               | tASR   | 0   |     | 0   |     | ns   |       |
| Row address hold time                 | tRAH   | 7   |     | 10  |     | ns   |       |
| Column address set-up time            | tASC   | 0   |     | 0   |     | ns   |       |
| Column address hold time              | tCAH   | 7   |     | 10  |     | ns   |       |
| Column address to RAS lead time       | tRAL   | 25  |     | 30  |     | ns   |       |
| Read command set-up time              | tRCS   | 0   |     | 0   |     | ns   |       |
| Read command hold referenced to CAS   | tRCH   | 0   |     | 0   |     | ns   | 8     |
| Read command hold referenced to RAS   | tRRH   | 0   |     | 0   |     | ns   | 8     |
| Write command hold time               | tWCH   | 7   |     | 10  |     | ns   |       |
| Write command pulse width             | tWP    | 7   |     | 10  |     | ns   |       |
| Write command to RAS lead time        | tRWL   | 8   |     | 10  |     | ns   |       |
| Write command to CAS lead time        | tCWL   | 7   |     | 10  |     | ns   |       |
| Data set-up time                      | tDS    | 0   |     | 0   |     | ns   |       |
| Data hold time                        | tDH    | 7   |     | 10  |     | ns   |       |
| Refresh period (4K & 8K Ref.)         | tREF   |     | 64  |     | 64  | ms   |       |
| Write command set-up time             | tWCS   | 0   |     | 0   |     | ns   | 7     |
| CAS to W dealy time                   | tCWD   | 33  |     | 38  |     | ns   | 7     |
| RAS to W dealy time                   | tRWD   | 70  |     | 84  |     | ns   | 7     |

## DRAM MODULE

## M374F080(8)3BJ1-C

### AC CHARACTERISTICS (0°C≤T<sub>A</sub>≤70°C, V<sub>CC</sub>=3.3V±0.3V. See notes 1,2.)


Test condition : V<sub>ih</sub>/V<sub>il</sub>=2.2/0.7V, V<sub>oh</sub>/V<sub>ol</sub>=2.0/0.8V, output loading C<sub>L</sub>=100pF

| Parameter                                                                         | Symbol             | -50 |      | -60 |      | Unit | Note |
|-----------------------------------------------------------------------------------|--------------------|-----|------|-----|------|------|------|
|                                                                                   |                    | Min | Max  | Min | Max  |      |      |
| Column address to $\overline{W}$ delay time                                       | t <sub>AWD</sub>   | 45  |      | 53  |      | ns   | 7    |
| $\overline{CAS}$ precharge to $\overline{W}$ delay time                           | t <sub>CPWD</sub>  | 47  |      | 58  |      | ns   |      |
| $\overline{CAS}$ setup time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh) | t <sub>CSR</sub>   | 5   |      | 5   |      | ns   |      |
| $\overline{CAS}$ hold time ( $\overline{CAS}$ -before- $\overline{RAS}$ refresh)  | t <sub>CHR</sub>   | 10  |      | 10  |      | ns   |      |
| $\overline{RAS}$ to $\overline{CAS}$ precharge time                               | t <sub>RPC</sub>   | 5   |      | 5   |      | ns   |      |
| Access time from $\overline{CAS}$ precharge                                       | t <sub>CPA</sub>   |     | 28   |     | 35   | ns   | 3    |
| Hyper page mode cycle time                                                        | t <sub>HPC</sub>   | 20  |      | 25  |      | ns   | 11   |
| Hyper page mode read-modify write cycle time                                      | t <sub>HPRWC</sub> | 67  |      | 73  |      | ns   | 11   |
| $\overline{CAS}$ precharge time (Hyper page cycle)                                | t <sub>CP</sub>    | 7   |      | 10  |      | ns   |      |
| $\overline{RAS}$ pulse width (Hyper page cycle)                                   | t <sub>RASP</sub>  | 50  | 200K | 60  | 200K | ns   |      |
| $\overline{RAS}$ hold time from $\overline{CAS}$ precharge                        | t <sub>RHCP</sub>  | 30  |      | 35  |      | ns   |      |
| $\overline{OE}$ access time                                                       | t <sub>OEA</sub>   |     | 13   |     | 15   | ns   |      |
| $\overline{OE}$ to data delay                                                     | t <sub>OED</sub>   | 10  |      | 13  |      | ns   |      |
| Output buffer turn off delay time from $\overline{OE}$                            | t <sub>OEZ</sub>   | 3   | 13   | 3   | 13   | ns   | 6    |
| $\overline{OE}$ command hold time                                                 | t <sub>OEH</sub>   | 5   |      | 5   |      | ns   |      |
| Output data hold time                                                             | t <sub>DOH</sub>   | 5   |      | 5   |      | ns   |      |
| Output buffer turn off delay from $\overline{RAS}$                                | t <sub>REZ</sub>   | 3   | 13   | 3   | 13   | ns   | 6,10 |
| Output buffer turn off delay from $\overline{W}$                                  | t <sub>WEZ</sub>   | 3   | 13   | 3   | 13   | ns   | 6    |
| $\overline{W}$ to data delay                                                      | t <sub>WED</sub>   | 15  |      | 15  |      | ns   |      |
| $\overline{OE}$ to $\overline{CAS}$ hold time                                     | t <sub>OCH</sub>   | 5   |      | 5   |      | ns   |      |
| $\overline{CAS}$ hold time to $\overline{OE}$                                     | t <sub>CHO</sub>   | 5   |      | 5   |      | ns   |      |
| $\overline{OE}$ precharge time                                                    | t <sub>OEP</sub>   | 5   |      | 5   |      | ns   |      |
| $\overline{W}$ pulse width (Hyper page cycle)                                     | t <sub>WPE</sub>   | 5   |      | 5   |      | ns   |      |

## NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are  $V_{ih}/V_{il}$ .  $V_{ih}(\min)$  and  $V_{il}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{ih}(\min)$  and  $V_{il}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non-restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, The condition of the data out is indetermined.
8. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
9. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled exclusively by  $t_{AA}$ .
10. If  $\overline{RAS}$  goes to high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes to high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
11.  $t_{ASC} \geq 6ns$

READ CYCLE




## WRITE CYCLE ( EARLY WRITE )

NOTE : DOUT = OPEN



WRITE CYCLE (  $\overline{\text{OE}}$  CONTROLLED WRITE )


NOTE : DOUT = OPEN



Don't care


Undefined

## READ - MODIFY - WRITE CYCLE




Don't care  
Undefined

## HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE ( EARLY WRITE )

NOTE : DOUT = OPEN




Don't care  
Undefined

HYPER PAGE READ-MODIFY-WRITE CYCLE



Don't care  
Undefined

HYPER PAGE READ AND WRITE MIXED CYCLE




Don't care  
Undefined

### **$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE\***


NOTE :  $\overline{\text{W}}$ ,  $\overline{\text{OE}}$ ,  $\text{DIN}$  = Don't care

$\text{DOUT}$  = OPEN



### **$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE**


NOTE :  $\overline{\text{OE}}$ ,  $\text{A}$  = Don't care



Don't care  
Undefined


\* In RAS-only refresh cycle of 64Mb A-die & B-die, when  $\overline{\text{CAS}}$  signal transits from Low to High, the valid data may be cut off.

HIDDEN REFRESH CYCLE ( READ )




HIDDEN REFRESH CYCLE ( WRITE )

NOTE : DOUT = OPEN




## CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




## CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE :  $\overline{\text{OE}}$ , A = Don't care



## TEST MODE IN CYCLE

NOTE :  $\overline{\text{OE}}$ , A = Don't care




Don't care  
Undefined

# DRAM MODULE


M374F080(8)3BJ1-C

## PACKAGE DIMENSIONS


Units : Inches (millimeters)




( Front view )




( Back view )



Detail A



Detail B



Detail C

Tolerances : ±.005(.13) unless otherwise specified

The used device is 8Mx8 DRAM with EDO mode, SOJ  
 DRAM Part No. : M374F0883BJ1 - K4E660812B  
 M374F0803BJ1 - K4E640812B