
5810

BiMOS II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE DMOS PULL-DOWNS



Dwg. PP 029

ABSOLUTE MAXIMUM RATINGS at +25°C Free-Air Temperature

Output Voltage, V_{OUT} 60 V

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

 P_{D} See Graph

T_A--20°C to +85°C

T_S -55°C to +150°C

Operating Temperature Range,

Storage Temperature Range,

Note that the UCN5810A (dual in-line package) and UCN5810LW (small outline IC package) are electrically identical and share a common pin number assignment.

Designed for use as segment or digit drivers in high-voltage, vacuum-fluorescent display applications, the UCN5810A and UCN5810LW combine a 10-bit CMOS shift register, associated latches, and control circuitry (strobe and blanking) with 60 V bipolar source outputs. The BiMOS drivers can also be used with non-multiplexed LED displays within their output limitation of 40 mA per driver.

Selected devices (suffix-1) have maximum ratings of 80 V and 40 mA per driver. In all other respects, the basic part and the part with the "-1" suffix are identical.

BiMOS II devices have much faster data input rates than the original BiMOS circuits. With a 5 V supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained.

The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS circuits. Use of these drivers with TTL or DTL circuits may require appropriate input pull-up resistors to ensure an input logic high. A CMOS serial data output allows cascading for multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

The UCN5810A is supplied in an 18-pin dual in-line plastic package. Under normal operating conditions, this device will allow all outputs to source 25 mA continuously at ambient temperatures up to 60°C. The UCN5810LW is furnished in a wide-body, small-outline plastic package for minimum-area surface-mount applications.

FEATURES


- 5 MHz Typical Data Input Rate
- Low-Power CMOS Logic and Latches
- 60 V or 80 V Source Outputs
- Internal Pull-Down Resistors

Always order by complete part number:


Part Numbers	Package	Max. V _{ве}
UCN5810A UCN5810A-1	18-Pin DIP	60 V 80 V
UCN5810LW UCN5810LW-1	18-Lead SOIC	60 V 80 V

5810 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS


UCN5810LW



Dwg. No. A 14,355



TYPICAL INPUT CIRCUIT




Dwg EP 010 4A

SUFFIX LW, R 914 = 85°CW SUFFIX LW, R 914 = 85°CW SUFFIX LW, R 914 = 85°CW AMBIENT TEMPERATURE IN °C

Dwg GP 018A

TYPICAL OUTPUT DRIVER



Dwg. EP 021 3


5810 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{BB} = 60$ V, $V_{DD} = 5$ V to 12 V (unless otherwise noted).

			Limits					
Characteristic	Symbol	Test Conditions	Min.	Max.	Units			
Output OFF Voltage	v _{out}		_	1.0	٧			
Output ON Voltage	V _{OUT}	$I_{OUT} = -25 \text{ mA}, V_{BB} = 60 \text{ V}$	57.5		٧			
		I _{OUT} = -25 mA, V _{BB} = 80 V ("-1" only)	77.5		V			
Output Pull-Down Current	lout	V _{OU1} = 60 V	400	850	μA			
		V _{OU1} = 80 V = V _{BB} ("-1" only)	550	1150	μА			
Output Leakage Current	Гоит	T _A = +70°C		-15	μА			
Input Voltage	V _{IN(1)}	V _{DD} = 5.0 V	3.5	5.3	٧			
		V _{DD} = 12 V	10.5	12.3	٧			
	V _{IN(0)}	V _{DD} = 5 V to 12 V	-0.3	+0.8	V			
Input Current	I _{IN(1)}	$V_{DD} = V_{IN} = 5.0 \text{ V}$	_	100	μА			
		V _{DD} = V _{IN} = 12 V		240	μА			
Input Impedance	Z _{IN}	V _{DD} = 5.0 V	50		kΩ			
Serial Data	R _{out}	V _{DD} = 5.0 V		20	kΩ			
Output Resistance		V _{DD} = 12 V	_	6.0	kΩ			
Supply Current	Be	All outputs ON, All outputs open		13	mA			
		All outputs OFF, All outputs open	_	200	μА			
	l _{DD}	V _{DD} = 5.0 V, All outputs OFF, Inputs = 0 V		100	μА			
		V _{DD} = 12 V, All outputs OFF, Inputs = 0 V		200	μА			
		V _{DD} = 5.0 V, One output ON. All inputs = 0 V		1.0	mA			
		V _{DD} = 12 V. One output ON, All inputs = 0 V		3.0	mA			

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

5810 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS



TIMING CONDITIONS (V_{DD} = 5 V, T_{A} = +25°C, Logic Levels are V_{DD} and Ground)

A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	. 75 ns
B.	Minimum Data Active Time After Clock Pulse	
	(Data Hold Time)	. 75 ns
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
E.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and	
	Output Transition	500 ns

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE

Serial		S	hift	Regi	ster	Cont	ents	Serial		Latch Contents							Output Contents						
Data Input	Clock Input	١,	l ₂	l ₃		I _{N-1}	I _N	Data Output	Strobe Input	l ₁	12	13		I _{N-1}	I _N	Blanking	i,	I ₂	l ₃		I _{N-1}	i _N	
н	7	Н	R,	R ₂		R _{N 2}	R _N ,	R _{N 1}															
Ĺ	7	L	R,	R_2		R _{N-2}	R _{N-1}	R _{N-1}															
Х	ı	R,	R ₂	R ₃		R _{N 1}	R _N	R _N															
		Х	Х	Х		Х	Х	Х	L	R ₁	R ₂	R ₃		R _{N 1}	R _N								
		Ρ,	P ₂	P ₃		P _{N-1}	P _N	P _N	Н	P,	P ₂	P ₃	***	P _{N 1}	P _N	L	P ₁	Р	2 P3		P _{N 1}	P _N	
										Х	Х	Х		Х	Х	Н	L	L	L		L	L	

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State