

Analog Semiconductor IC

A7B Series

Single-cell Li-ion / Li-polymer Battery Protection IC

Rev. E09-06





AnaSem

Analog Semiconductor IC

Single-cell Li-ion / Li-polymer Battery Protection IC

A7B Series

GENERAL DESCRIPTIONS

The A7B series are protection ICs for rechargeable Li-ion / Li-polymer battery by high withstand voltage CMOS process. These series protect single-cell Li-ion / Li-polymer battery from over-charge, over-discharge, charge over-current and discharge over-current.

High accuracy detection voltage Over-charge detection

FEATURES

•

HALOGEN




 $\pm 25 mV$ (Topr = $25^{\circ}C$)

			$\pm 30 \text{mV} (\text{Topr} = -5^{\circ}\text{C} \sim +55^{\circ}\text{C})$
		Over-charge hysteresis	±25mV
		Over-discharge detection	±2.5%
		Charge over-current detection	±30mV
		Discharge over-current detection	±20mV
•	Selectable detection voltage	··Over-charge detection	4.0V ~ 4.5V (5mV step)
		Over-charge hysteresis	0.0V ~ 0.4V (50mV step)
		Over-discharge detection	2.0V ~ 3.0V (5mV step)
		Charge over-current detection	–0.25V ~ –0.05V (5mV step)
		Discharge over-current detection	0.05V ~ 0.40V (5mV step)
•	Delay time (internal adjustment) ·····	· Over-charge detection delay time	Typ. 1.0s
		Over-discharge detection delay time	Typ. 31.0ms
		Charge over-current detection delay time	Typ. 8.0ms
		Discharge over-current detection delay time	Typ. 8.0ms
		Load short-circuiting detection delay time	Typ. 370 <i>µ</i> s
		Release delay time 1	Typ. 2.0ms
		Release delay time 2	Typ. 16.0ms
•	High withstand voltage	·· Absolute maximum rating	28V (VM & CO terminals)
•	Low current consumption	·· Operation	Тур. 3.0 <i>µ</i> А
		Over-discharge condition	Max. 0.1µA

• Selectable 0V battery charging function or 0V battery charge inhibiting function

A7B Series

PRODUCTS NUMBERING GUIDE



STANDARD MODELS LINE-UPS

Model No. Selectable items	A7BE01AA	A7BE02AA	A7BE03AA	A7BE04AA
Over-charge detection voltage 1)	4.275V	4.280V	4.290V	4.325V
Over-charge hysteresis voltage ²⁾	0.20V	0.20V	0.20V	0.25V
Over-discharge detection voltage ³⁾	2.300V	2.300V	2.300V	2.500V
Charge over-current detection voltage 4)	-0.100V	-0.100V	-0.100V	-0.150V
Discharge over-current detection voltage ⁵⁾	0.100V	0.100V	0.100V	0.150V
Over-charge detection delay time ⁶⁾	1.0s	1.0s	1.0s	1.0s
Over-discharge detection delay time 6)	31.0ms	31.0ms	31.0ms	31.0ms
Charge over-current detection delay time ⁶⁾	8.0ms	8.0ms	8.0ms	8.0ms
0V battery charge function	Acceptable	Acceptable	Acceptable	Acceptable

Note : The value of detection voltage and delay time can be changed by customer's request. For details, please contact us.

¹⁾ The over-charge detection voltage can be selected in the range 4.0V to 4.5V in 5mV steps.

²⁾ The over-charge hysteresis voltage can be selected in the range 0.0V to 0.4V in 50mV steps.

³⁾ The over-discharge detection voltage can be selected in the range 2.0V to 3.0V in 5mV steps.

⁴⁾ The charge over-current detection voltage can be selected in the range -0.25V to -0.05V in 5mV steps.

⁵⁾ The discharge over-current detection voltage can be selected in the range 0.05V to 0.40V in 5mV steps.


⁶⁾ The delay time can be changed within the value listed below.

Delay time	Symbol	Selectable value		
Over-charge detection delay time	tc	0.125s	1.0s	3.75s
Over-discharge detection delay time	tdc	31ms	125ms	
Charge over-current detection delay time	tic	8.0ms	125ms	1.0s

* The value in bold is set for standard products

A7B Series


BLOCK DIAGRAM



CHIP PAD CONFIGURATION

(Unit : *µ*m)

No.	Symbol	Descriptions	Chip pad layout		
NO.	Symbol	Descriptions	Х	Y	
1	Do	FET gate connection for discharge control (CMOS output)	173.5	428.5	
2	Vм	Voltage monitoring for charger negative	228.5	-428.5	
3	Со	FET gate connection for charge control (CMOS output)	-1.1	-428.5	
4	Vdd	Positive power input	-37.5	428.5	
5	Vss	Negative power input	-228.5	428.5	



Chip size : 0.7mm×1.1mm Thickness : 0.28mm±0.02mm Pad size : 0.085mm×0.085mm Chip base level : VDD



Items	Symbol	Ratings	Unit
Supply voltage	VDD	Vss – 0.3 to Vss + 12	V
Input voltage of VM	VM	VDD – 28 to VDD + 0.3	V
Output voltage of Co	VCo	VM – 0.3 to VDD + 0.3	V
Output voltage of Do	VDo	Vss – 0.3 to VDD + 0.3	V
Power dissipation	PD	250	mW
Operating temperature	Topr	-40 to +85	°C
Storage temperature	Tstg	–55 to +125	°C

ABSOLUTE MAXIMUM RATINGS

ELECTRONICAL STATIC DISCHARGE (ESD)

A7B series are equipped ESD protection. However, please keep following conditions for preventing IC from excessive electrical stress.

- Tip of soldering iron, all of tools and testing machines must be connected to an earth plate.
- Power supply must be put first ahead of input signal.
- All input signals must be connected to an earth plate when you do not use IC.
- Do not input beyond absolute maximum ratings even if a moment.

A7B Series

ELECTRICAL CHARACTERISTICS

Items	Symbol	Min.	Тур.	Max.	(Topr=25°C unless oth Conditions	Unit	Test
	-	Deter	ction volta	lae			circui
	[-			1
Over-charge detection voltage	Vc	Vc -0.025	Vc	Vc +0.025	R1=330Ω	V	1
Vc = 4.0 to 4.5V		Vc 0.030	Vc	Vc +0.030	R1=330 Ω Topr = -5°C to +55°C ¹⁾	V	1
Over-charge hysteresis voltage /Hc = 0.0 to 0.4V	VHc	VHc 0.025	VHc	VHc +0.025	R1=330Ω	V	1
Over-discharge detection voltage /c = 2.0 to 3.0V	Vdc	Vdc ×0.975	Vdc	Vdc ×1.025		V	1
Charge over-current detection voltage /Ic = -0.25 to -0.05V	Vlc	VIc -0.030	VIc	VIc +0.030		V	2
Discharge over-current detection voltage VIdc = 0.05 to 0.40V	Vldc	Vldc -0.020	Vldc	VIdc +0.020		V	2
Load short-circuiting detection voltage	Vshort	-1.7	-1.3	-1.0	Based on VDD, VDD=3.5V	V	2
		Inp	out voltage	•		-	
Input voltage between VDD and VSS	Vdd	1.8	-	8.0	Internal operating voltage	V	-
OV battery charge starting charger voltage	Vcha	-	0.9	1.4	A7BxxxxA	V	3
0V battery charge inhibiting battery voltage	Vinh	0.7	1.2	1.7	A7BxxxxB	V	3
		Curren	t consum	ption		-	
Current consumption on operation	lopr	-	3.0	6.0	VDD=3.5V, VM=0V	μA	4
Current consumption on shutdown	lsdn	-	-	0.1	VDD=VM=1.8V	μA	4
		Outp	ut resista	nce			
Co : Pch ON resistance	Rcop	1.5	3.0	4.5	CO=3.0V, VDD=3.5V, VM=0V	KΩ	5
Co : Nch ON resistance	Rcon	0.5	1.0	1.5	CO=0.5V, VDD=4.6V, VM=0V	KΩ	5
Do : Pch ON resistance	Rdop	1.7	3.5	5.0	DO=3.0V, VDD=3.5V, VM=0V	KΩ	5
Do : Nch ON resistance	Rdon	1.7	3.5	5.0	DO=0.5V, VDD=VM=1.8V	KΩ	5
Discharge over-current release resistance	Rdwn	15.0	30.0	60.0	VDD=3.5V, VM=1.0V	KΩ	5
		Detecti	on delay t	ime		-	
Over-charge detection delay time cc=0.125s or 1.0s or 3.75s	tc	tc ×0.70	tc	tc ×1.30	VDD=Vc-0.2V→Vc+0.2V, VM=0V	sec	6
Over-discharge detection delay time dc=31ms or 125ms	tdc	tdc ×0.70	tdc	tdc ×1.30	VDD=Vdc+0.2V→Vdc-0.2V, VM=0V	msec	6
Charge over-current detection delay time ic=8ms or 125ms or 1000ms	tic	tic ×0.70	tic	tic ×1.30	VDD=3.5V, VM=0V→-1.0V	msec	6
Discharge over-current detection delay time	tidc	5.6	8.0	10.4	VDD=3.5V, VM=0V→1.0V	msec	6
_oad short-circuiting detection delay time	tshort	190	370	550	VDD=3.5V, VM=0V→3.5V	µsec	6
		Releas	se delay ti	me			
Release delay time 1							
Over-discharge release Charge over-current release Discharge over-current release Load short-circuiting release	trel1	1.0	2.0	3.0		msec	6
Release delay time 2 Over-charge release	trel2	8.0	16.0	24.0	VDD=Vc+0.2V→Vc-0.2V, VM=1.0V	msec	6

Note :

¹⁾ The specification for this temperature range is guaranteed by design, not tested in production.

A7B Series

MEASUREMENT CONDITIONS

• Over-charge detection voltage, Over-charge hysteresis voltage --- [Circuit 1]

Set V1=3.5V and V2=0V. Over-charge detection voltage Vc is V1 at which VCo goes "Low" from "High" when V1 is gradually increased from 3.5V. Then IC is released from the over-charge state and VCo goes "High" from "Low" at the voltage "Measured Vc-VHc" when V1 is gradually decreased.

If V2 is set to the greater value than discharge over-current detection voltage VIdc in the over-charge state, VHc is canceled and then IC is released from the over-charge state at Vc.

• Over-discharge detection voltage --- [Circuit 1]

Set V1=3.5V and V2=0V. Over-discharge detection voltage Vdc is V1 at which VDo goes "Low" from "High" when V1 is gradually decreased from 3.5V. Next, set V2 under to charge over-current detection voltage Vlc. Then IC is released from the over-discharge state at Vdc and VDo goes "High" from "Low".

• Charge over-current detection voltage --- [Circuit 2]

Set V1=3.5V and V2=0V. Charge over-current detection voltage VIc is V2 at which VCo goes "Low" from "High" when V2 is gradually decreased from 0V.

• Discharge over-current detection voltage --- [Circuit 2]

Set V1=3.5V and V2=0V. Discharge over-current detection voltage VIdc is V2 at which VDo goes "Low" from "High" when V2 is gradually increased from 0V.

• Load short-circuiting detection voltage --- [Circuit 2]

Set V1=3.5V and V2=0V. Load short-circuiting detection voltage Vshort is V2 at which VDo goes "Low" from "High" within a time between the minimum and the maximum value of load short-circuiting detection delay time tshort, when V2 is increased rapidly within 10μ s.

• 0V battery charge starting charger voltage --- [Circuit 3]

Set V1=V2=0V and decrease V2 gradually. 0V battery charge starting charger voltage Vcha is V2 when VCo goes "High" (V1-0.1V or higher).

• 0V battery charge inhibiting battery voltage --- [Circuit 3]

Set V1=1.8V and V2=0V at first. Then set V2=V1-4.0V. Next, decrease V1 and V2 gradually, maintaining the relation of V2=V1-4.0V. 0V battery charge inhibiting battery voltage Vinh is V1 when VCo goes "Low" (V2+0.1V or lower).

• Current consumption on operation and shutdown --- [Circuit 4]

Set V1=3.5V and V2=0V on normal condition. IDD shows current consumption on operation lopr. Set V1=V2=1.8V on over-discharge condition. IDD shows current consumption on shutdown Isdn.

• Co: Pch ON resistance, Co: Nch ON resistance --- [Circuit 5] Set V1=3.5V, V2=0V and V3=3.0V. (V1-V3)/|ICo| is Pch ON resistance Rcop. Set V1=4.6V, V2=0V and V3=0.5V. V3/|ICo| is Nch ON resistance Rcon.

Rev. E09-06

- Do: Pch ON resistance, Do: Nch ON resistance --- [Circuit 5] Set V1=3.5V, V2=0V and V4=3.0V. (V1-V4)/|ID0| is Pch ON resistance Rdop. Set V1=V2=1.8V and V4=0.5V. V4/|ID0| is Nch ON resistance Rdon.
- Discharge over-current release resistance --- [Circuit 5] Set V1=3.5V, V2=0V at first. And then, set V2=1.0V. V2/|IVM| is discharge over-current release resistance Rdwn.
- Over-charge detection delay time, Release delay time 2 --- [Circuit 6] Set V2=0V. Increase V1 from the voltage Vc-0.2V to Vc+0.2V rapidly within 10µs. Over-charge detection delay time tc is the time needed for VCo to go "Low" just after the change of V1. Next, set V2=1V and decrease V1 from Vc+0.2V to Vc-0.2V rapidly within 10µs. Over-charge release delay time trel 2 is the time needed for VCo to go "High" just after the change of V1.

• Over-discharge detection delay time, Release delay time 1 --- [Circuit 6]

Set V2=0V. Decrease V1 from the voltage Vdc+0.2V to Vdc-0.2V rapidly within 10 μ s. Over-discharge detection delay time tdc is the time needed for VDo to go "Low" just after the change of V1. Next, set V2=-1V and increase V1 from Vdc-0.2V to Vdc+0.2V rapidly within 10 μ s. Release delay time 1 trel1 in case of over-discharge is the time needed for VDo to go "High" just after the change of V1.

• Charge over-current detection delay time, Release delay time 1 --- [Circuit 6]

Set V1=3.5V and V2=0V. Decrease V2 from 0V to -1V rapidly within 10 μ s. Charge over-current delay time tic is the time needed for VCo to go "Low" just after the change of V2. Next, increase V2 from -1V to 0V rapidly within 10 μ s. Release delay time 1 trel1 in case of charge over-current is the time needed for VCo to go "High" just after the change of V2.

• Discharge over-current detection delay time, Release delay time 1 --- [Circuit 6]


Set V1=3.5V and V2=0V. Increase V2 from 0V to 1V rapidly within 10μ s. Discharge over-current delay time tidc is the time needed for VDo to go "Low" just after the change of V2. Next, decrease V2 from 1V to 0V rapidly within 10μ s. Release delay time 1 trel1 in case of discharge over-current is the time needed for VDo to go "High" just after the change of V2.

• Load short-circuiting detection delay time, Release delay time 1 --- [Circuit 6]


Set V1=3.5V and V2=0V. Increase V2 from 0V to 3.5V rapidly within 10 μ s. Load short-circuiting detection delay time tshort is the time needed for VDo to go "Low" just after the change of V2. Next, decrease V2 from 3.5V to 0V rapidly within 10 μ s. Release delay time 1 trel1 in case of load short-circuiting is the time needed for VDo to go "High" just after the change of V2.

MEASUREMENT CIRCUITS


• Circuit 1




• Circuit 2




• Circuit 3




• Circuit 5



• Circuit 4




• Circuit 6



A7B Series

TYPICAL CONNECTION DIAGRAM



EXTERNAL COMPONENTS

Items	Symbol	Recommended value	Min.	Max.
Resistor 1	R1	330Ω	100Ω	1.0KΩ
Capacitor 1	C1	0.1 <i>µ</i> F	0.01 <i>µ</i> F	1.0 <i>µ</i> F
Resistor 2	R2	3.9ΚΩ	500Ω	6.0ΚΩ

- The supply voltage (VDD) to this IC is stabilized by R1 and C1. Moreover, R1 and R2 act as the current restriction resistances at the time of reverse-connecting a charger, or at the time of connecting a charger which outputs the voltage exceeding the absolute maximum rating of this IC. Please be sure to connect these components.
- If the value of R1 is too large, the over-charge detection voltage and the over-discharge detection voltage will become high due to the current consumption of this IC. Please use the value within the limits shown in the table. 330Ω is recommended.
- If the value of C1 is too small, this IC may be in a shutdown state at the time of the discharge over-current or the load short-circuiting. Please use the value within the limits shown in the table for stable operation. 0.1μF is recommended.
- Please use the value within the limits shown in the table about the value of R2. In order to reduce the current at the time of reverse-connecting a charger, we recommend you to choose R1 and R2 so that the sum total become more than 4KΩ. The recommended value of R2 is 3.9KΩ.

Note)

The connection diagram and each value of external components shown above are just recommendation. Including a battery and FETs, please determine the circuit after sufficient evaluation about your actual application.

DESCRIPTION OF OPERATION

Normal condition

This IC monitors the battery voltage (VDD) and the voltage of VM terminal, and controls charge and discharge. If the battery voltage (VDD) is in the range from the over-discharge detection voltage (Vdc) to the over-charge detection voltage (Vc) and the VM terminal voltage is in the range from the charge over-current detection voltage (Vlc) to the discharge over-current detection voltage (Vlc), this IC turns on both the charge and discharge control FETs. This state is called the normal condition, and charge and discharge are possible together.

• Discharge over-current detection, Load short-circuiting detection

When the discharge current becomes equal to or higher than the specified value under the normal condition, and if the VM terminal voltage is in the range from the discharge over current detection voltage (VIdc) to the shortcircuiting detection voltage (Vshort) and that state is maintained during more than the discharge over-current detection delay time (tidc), this IC turns off the discharge control FET to stop discharge. This state is called the discharge over-current condition.

At that time, if the VM terminal voltage is equal to or higher than Vshort and that state is maintained during more than the load short-circuiting detection delay time (tshort), this IC turns off the discharge control FET to stop discharge. This state is called the load short-circuiting detection condition.

While load is connected, in both conditions, the VM terminal voltage equals to VDD potential due to the load, but it falls by the discharge over-current release resistance (Rdwn) when the load is removed and the resistance between (+) and (-) terminals of battery pack (refer to "TYPICAL CONNECTION DIAGRAM") becomes larger than the value which enables the automatic return.

Then the VM terminal voltage becomes less than VIdc, and if that state is maintained during more than the release delay time 1 (trel1), this IC returns to normal condition.

Note)

The resistance value between (+) and (-) terminals of battery pack for automatic return changes with battery voltage (VDD) or VIdc. The standard is expressed with the following equation.

Resistance value for automatic return = Rdwn × (VDD / VIdc - 1)

Charge over-current detection

When the charge current becomes equal to or higher than the specified value under the normal condition, if the VM terminal voltage becomes less than the charge over-current detection voltage (VIc) and that state is maintained during more than the charge over-current detection delay time (tic), this IC turns off the charge control FET to stop charge. This state is called the charge over-current detection condition.

Then the VM terminal voltage becomes equals to or higher than VIc and that state is maintained during more than the release delay time 1 (trel1) when the charger is removed and the load is connected, this IC returns to the normal condition.

Note)

If the VM terminal voltage becomes equal to or less than Vss-7V(typical), the charge over-current detection delay time (tic) changes as below.

8msec model	\rightarrow	8msec (not changed)
125msec model	\rightarrow	7msec (typical)
1.0sec model	\rightarrow	56msec (typical)

Rev. E09-06

Over-charge detection

When the battery voltage (VDD) under the normal condition becomes equal to or higher than the over-charge detection voltage (Vc) and that state is maintained during more than the over-charge detection delay time (tc), this IC turns off the charge control FET and stops charge. This state is called the over-charge detection condition. Release from the over-charge detection condition includes following three cases.

(1) When VDD falls to Vc-VHc without load and that state is maintained during more than the delay time 2 (trel2), this IC turns on the charge control FET and returns to the normal condition.

* VHc : Over-charge hysteresis voltage

- (2) When the load is installed and discharge starts, the discharge current flows through the internal parasitic diode of the charge control FET. Then the VM terminal voltage rises to only the Vf voltage of the internal parasitic diode from Vss potential. At this time, if the VM terminal voltage is higher than the discharge overcurrent detection voltage (VIdc) and VDD is equal to or less than Vc, this IC returns to the normal condition when this state continues more than the delay time 2 (trel2).
- (3) In case (2), if the VM terminal voltage is higher than the discharge over-current detection voltage (VIdc) and VDD is equal to or higher than Vc, battery is discharged until VDD becomes less than Vc, and then this IC returns to the normal condition when this state continues more than the delay time 2 (trel2).

Over-discharge detection

When the battery voltage (VDD) under the normal condition becomes equal to or less than the over-discharge detection voltage (Vdc) and that state is maintained during more than the over-discharge detection delay time (tdc), this IC turns off the discharge control FET and stops discharge. This state is called the over-discharge detection condition. The over-discharge detection condition is released when the charger is connected and following three cases are included.

- (1) When the charger is connected and charge starts, the charge current flows through the internal parasitic diode of the discharge control FET. VDD is higher than Vdc and that state is maintained during more than the delay time 1 (trel1), this IC is released from over-discharge detection condition automatically and returns to the normal condition.
- (2) In case (1), if VDD is less than Vdc, this IC returns to the normal condition when VDD becomes equal to or higher than Vdc and this state continues more than the delay time 1 (trel1).
- (3) Although there is very little possibility, in case (1), if the VM terminal voltage is higher than the charge overcurrent detection voltage (VIc) even if the charge current flows through the internal parasitic diode of the discharge control FET, this IC returns to the normal condition when VDD becomes equal to or higher than Vdc+VHdc and this state continues more than delay time 1 (trel1).
 - * VHdc = 0.4V (typical) ---- This voltage is tested in production, but is not specified.

This IC stops all internal circuits (Shutdown condition) after detecting the over-discharge and reduces current consumption. (Max 0.1μ A, at VDD=1.8V)

Charge to 0V battery

(1) **OV** battery charge function

If the voltage of charger (the voltage between VDD and VM) is larger than the 0V battery charge starting charger voltage (Vcha), 0V battery charge becomes possible when Co terminal outputs VDD terminal potential and turns on the charge control FET.


(2) **OV** battery charge inhibiting function

If the voltage of the battery (VDD) is equal to or less than the 0V battery charge inhibiting battery voltage (Vinh), charge is inhibited when Co terminal outputs VM terminal potential and turns off a charge control FET.

A7B Series

TIMING CHART


• Discharge over-current detection, Load short-circuiting detection, Charge over-current detection



Rev. E09-06

A7B Series

• Over-charge detection




VHc : Over-charge hysteresis voltage

VIdc : Discharge over-current detection voltage

Rev. E09-06

A7B Series

Over-discharge detection




VIc : Charge over-current detection voltage

VIdc : Discharge over-current detection voltage


Rev. E09-06


TYPICAL CHARACTERISTICS


Detection voltage




Charge over-current detection voltage vs. Temperature







Discharge over-current detection voltage vs. Temperature







Rev. E09-06


A7B Series


0V battery charge function






• Current consumption












Rev. E09-06


A7B Series


Resistance












Rev. E09-06

A7B Series

Delay time



10 20 30 40 50 60 70 80 90 100

Topr (°C)

0 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100 [A7BE01AA] Topr (°C)

100

AnaSem Inc.


4

-40 -30 -20 -10 0


[A7BE01AA]


Single-cell Li-ion / Li-polymer Battery Protection IC


Rev. E09-06



Characteristics related to the value of external components









PACKAGE DIMENSIONS (SOT-26)

Top view




Bottom view




(Unit : mm)

Front view



PIN CONFIGURATION


Pin No.	Symbol	Descriptions
1	Do	FET gate connection for discharge control
2	Vм	Voltage monitoring for charger negative
3	Co	FET gate connection for charge control
4	NC	N/C
5	Vdd	Positive power input
6	Vss	Negative power input




Bottom view

PACKAGE DIMENSIONS (SON-5)


Top view





(Unit : mm)


Front view



PIN CONFIGURATION

			-	Vм		Co
Pin No.	Symbol	Descriptions				
1	Do	FET gate connection for discharge control				4
2	Vdd	Positive power input Negative power input				:da)
3	Vss			(ivia	rked s	ide)
4	Со	FET gate connection for charge control	-	1	2	3
5	Vм	Voltage monitoring for charger negative	- •			
			-	Do	Vdd	Vss

Vss



AnaSem Inc. may change the products described in this data sheet, or may discontinue production or services without any notice in order to supply the best products through improve the design and performance. Customers are recommended to obtain the latest data or information before placing orders in order to make sure the data or information required is the newest. It is necessary for customers to fully understand the products described in this data sheet and to use it in accordance with its specifications. The products described in this data sheet are not intended to use for the apparatus which have influence on human lives due to the failure or malfunction of the products. AnaSem Inc. is not responsible for any support to customer's application, product design, software performance, patent infringement or service. AnaSem Inc. does not disclose or imply a guarantee or description about being licensed based on patents, copy-rights, circuit location license, or other intellectual properties associated with the devices or combinations in which the products or service of AnaSem Inc. are used or can be used, or which cover the methods. Customers should not export, directly or indirectly, any products without obtaining required licenses and approvals in advance from appropriate government agencies.

