## Advanced Micro Devices

## Am27X4096

### 4 Megabit (262,144 x 16-Bit) CMOS ExpressROM™ Device

- As an OTP EPROM alternative:
  - Factory optimized programming
  - Fully tested and guaranteed
- As a Mask ROM alternative:
  - Shorter leadtime
  - Lower volume per code
- Fast access time
  - 120 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- **■** ±10% power supply tolerance
- High noise immunity
- Low power dissipation
  - -- 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Versatile features for simple interfacing
  - Both CMOS and TTL input/output compatibility
  - Two line control functions


#### **GENERAL DESCRIPTION**

The Am27X4096 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 262,144 by 16 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X4096 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100  $\mu$ W in standby mode.

#### **BLOCK DIAGRAM**




Publication# 17345 Rev. A Amendment/0 Issue Date: July 1993

#### PRODUCT SELECTOR GUIDE

| Family Part No       |      | Am27X4096 |      |      |  |  |
|----------------------|------|-----------|------|------|--|--|
| Ordering Part No:    |      |           |      |      |  |  |
| V <sub>CC</sub> ±5%  | -125 |           |      | -255 |  |  |
| V <sub>cc</sub> ±10% | -120 | -150      | -200 |      |  |  |
| Max Access Time (ns) | 120  | 150       | 200  | 250  |  |  |
| CE (E) Access (ns)   | 120  | 150       | 200  | 250  |  |  |
| OE (G) Access (ns)   | 50   | 65        | 75   | 100  |  |  |

#### **CONNECTION DIAGRAMS**

**Top View** PDIP 40 Vcc CE (E) [ 39 A17 DQ15 [ 38 A16 DQ14 [ 37 N A15 DQ13 [ 36 T A14 DQ12 [ A13 35 **h** DQ11 [ 34 N A12 DQ10 [ 33 **|**1 A11 DQ9 A10 32 N DQ8 🗍 10 Α9 31 30 Vss Vss  $\square$ 29 **h 8**A DQ7  $\Pi$ 12 28 **A7** DQ6 13 27 N Α6 DQ5 🛘 14 26 **A**5 DQ4 🛮 15 25 🗖 A4 роз 🛚 16 24 h АЗ DQ2 17 23 🗍 DQ1 18 **A**2 22 **A**1 DQ0 19 21 Α0 호 (G) 디 20



1. JEDEC nomenclature is in parentheses.

#### **PIN DESIGNATIONS**

Note:

A0-A17 = Address Inputs  $\overline{CE}(\overline{E})$  = Chip Enable In

 $\overline{CE}$  ( $\overline{E}$ ) = Chip Enable Input DQ0-DQ15 = Data Inputs/Outputs


DU = No External Connection (Do Not Use)

17345A-2

 $\frac{NC}{OE}$  = No Internal Connection = Output Enable Input Vcc = Vcc Supply Voltage Vpp = Program Supply Voltage

Vss = Ground

#### LOGIC SYMBOL




17345A-3



# ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



| Valid Combinations |                |  |  |  |  |
|--------------------|----------------|--|--|--|--|
| AM27X4096-120      |                |  |  |  |  |
| AM27X4096-125      |                |  |  |  |  |
| AM27X4096-150      | PC, JC, PI, JI |  |  |  |  |
| AM27X4096-200      |                |  |  |  |  |
| AM27X4096-255      |                |  |  |  |  |

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

# FUNCTIONAL DESCRIPTION Read Mode

The Am27X4096 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Output Enable  $(\overline{OE})$  is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{CE}$  to output (tcE). Data is available at the outputs to after the falling edge of  $\overline{OE}$ , assuming that  $\overline{OE}$  has been LOW and addresses have been stable for at least tacc—toe.

#### Standby Mode

The Am27X4096 has a CMOS standby mode which reduces the maximum  $V_{CC}$  current to 100  $\mu\text{A}$ . It is placed in CMOS-standby when  $\overline{\text{CE}}$  is at  $V_{CC} \pm 0.3$  V. The Am27X4096 also has a TTL-standby mode which reduces the maximum  $V_{CC}$  current to 1.0 mA. It is placed in TTL-standby when  $\overline{\text{CE}}$  is at V<sub>IH</sub>. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{\text{OE}}$  input.

#### **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that  $\overline{\text{CE}}$  be decoded and used as the primary device-selecting function, while  $\overline{\text{OE}}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1  $\mu F$  ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7  $\mu F$  bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### MODE SELECT TABLE

| Mode Pins      | CE          | ŌĒ  | Vpp | Outputs |
|----------------|-------------|-----|-----|---------|
| Read           | VIL         | VIL | Х   | DOUT    |
| Output Disable | х           | VIH | Х   | Hi-Z    |
| Standby (TTL)  | ViH         | Х   | х   | Hi-Z    |
| Standby (CMOS) | Vcc ± 0.3 V | Х   | х   | Hi-Z    |

#### Note:

1. X = Either VIH or VII



#### **ABSOLUTE MAXIMUM RATINGS**

| Storage Temperature OTP Products – All Other Products – |                  |
|---|------------------|
| Ambient Temperature with Power Applied –                | 55°C to +125°C   |
| Voltage with Respect to Vss All pins except Vcc0.6 V    | V to Vcc + 0.6 V |
| Vcc   | -0.6 V to +7.0 V |

#### Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is  $V_{CC}$  + 0.5 V which may overshoot to  $V_{CC}$  + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING RANGES**

functionality of the device is guaranteed.

| Commercial (C) Devices Case Temperature (Tc) 0°C to +70°C        |
|--|
| industrial (I) Devices Case Temperature (Tc)40°C to +85°C        |
| Supply Read Voltages<br>Vcc for Am27X4096-XX5 +4.75 V to +5.25 V |
| Vcc for Am27X4096-XX0 +4.50 V to +5.50 V                         |
| Operating ranges define those limits between which the           |

## DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

| Parameter<br>Symbol | Parameter Description          | Test Conditions                                  | Min  | Max      | Unit |
|---------------------|--------------------------------|--|------|----------|------|
| Voн                 | Output HIGH Voltage            | i <sub>OH</sub> = - 400 μA                       | 2.4  |          | V    |
| Vol                 | Output LOW Voltage             | I <sub>OL</sub> = 2.1 mA                         |      | 0.45     | ٧    |
| ViH                 | Input HIGH Voltage             |  | 2.0  | Vcc+ 0.5 | V    |
| VIL                 | Input LOW Voltage              |  | -0.5 | +0.8     | V    |
| l <sub>Li</sub>     | Input Load Current             | V <sub>IN</sub> = 0 V to +V <sub>CC</sub>        |      | 1.0      | μA   |
| lıo                 | Output Leakage Current         | Vout = 0 V to +Vcc                               |      | 5.0      | μΑ   |
| lcc1                | Vcc Active Current<br>(Note 3) | CE = V <sub>IL</sub> , f = 5 MHz,<br>lout = 0 mA |      | 50       | mA   |
| lccs                | Vcc TTL Standby Current        | CE = VIH   |      | 1.0      | mA   |
| lcc3                | Vcc CMOS Standby Current       | CE = V <sub>CC</sub> ± 0.3 V                     |      | 100      | μА   |

#### Notes:

- 1. Vcc must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.
- 2. Caution: The Am27X4096 must not be removed from (or inserted into) a socket when V<sub>CC</sub> or V<sub>PP</sub> is applied.
- 3.  $I_{CC1}$  is tested with  $\overline{OE} = V_{IH}$  to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V during transactions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
   Maximum DC Voltage on output pins is V<sub>CC</sub> +0.5 V, which may overshoot to V<sub>CC</sub> +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz

17345A-6

17345A-5



#### CAPACITANCE

|                     |                       |                        | PD  | PD 040 |     | PL 044 |      |
|---------------------|-----------------------|------------------------|-----|--------|-----|--------|------|
| Parameter<br>Symbol | Parameter Description | Test Conditions        | Тур | Max    | Тур | Max    | Unit |
| CiN                 | Input Capacitance     | V <sub>IN</sub> = 0 V  | 6   | 8      | 10  | 13     | рF   |
| C <sub>OUT</sub>    | Output Capacitance    | V <sub>OUT</sub> = 0 V | 8   | 10     | 12  | 14     | рF   |

#### Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2.  $T_A = +25^{\circ}C$ , f = 1 MHz.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

| Parameter    |              |   |                    |     | Am27X4096    |      |      |      |      |
|--------------|--------------|---|--------------------|-----|--------------|------|------|------|------|
| Sym<br>JEDEC | Standard     | Parameter<br>Description  | Test<br>Conditions |     | -125<br>-120 | -150 | -200 | -255 | Unit |
| tavqv        | trcc         | Address to  | CE = OE =          | Min | ı            | _    | _    |      |      |
|              |              | Output Delay  | VIL                | Max | 120          | 150  | 200  | 250  | ns   |
| tELQV        | 1CE          | Chip Enable to  | OE = VII           | Min | 1            | 1    |      | _    |      |
|              |              | Output Delay  |                    | Max | 120          | 150  | 200  | 250  | ns   |
| tgLQV        | toe          | Output Enable to  | CE = VIL           | Min |              | _    | _    | _    |      |
| Į.           | Output Delay |   | Max                | 50  | 55           | 60   | 60   | ns   |      |
| tehaz        | tor          | Chip Enable HIGH or<br>Output Enable HIGH,<br>whichever comes<br>first, to Output Float |                    | Min | 0            | 0    | 0    | 0    |      |
| tghqz        | (Note 2)     |   |                    | Max | 40           | 40   | 40   | 60   | ns   |
| taxqx        | tон          | Output Hold from  |                    | Min | _0           | 0    | 0    | 0    |      |
|              |              | Addresses, CE, or OE, whichever occurred first  |                    | Max | _            |      | _    | _    | ns   |


#### Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X4096 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

### **SWITCHING TEST CIRCUIT**




#### OL = 100 pr including jig capacita

#### SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

#### **KEY TO SWITCHING WAVEFORMS**



KS000010

#### SWITCHING WAVEFORMS



#### Notes:

1.  $\overline{OE}$  may be delayed up to t<sub>ACC</sub> – t<sub>OE</sub> after the falling edge of the addresses without impact on t<sub>ACC</sub>.

17345A-9

2. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.