

Features

Inc.

Pin Definition 2,097,152 bit CMOS High Speed EEPROM 34 45 56 12 23 1 Access Times of 120/150/200/250 ns. O 55 O 54 O 53 O 52 O 150 O 55 O 54 O 55 O 54 O 55 O 54 O 55 User Configurable as 8 / 16 / 32 bit wide output. **Operating Power** 325 / 583 / 1100 mW (max). Low Power Standby 11 mW (max). Package Suitable for Thermal Ladder Applications. VIEW Byte and Page Write (128 Bytes) in 5ms typical. FROM With Page Write, Effective Byte Write time of 39 µs. ABOVE Hardware and Software Data Protection. DATA Polling and Toggle Bit Indication of end of Write. Endurance of 10⁵ Cycles : Data Retention 10 years. May be Processed to MIL-STD-883C Method 5004.



Pin Functions

22 33

A0-15	Address Inputs
D0-31	Data Inputs/Outputs
CS1-4	Chip Select
ŌE	Output Enable
WE1-4	Write Enable
NC	No Connect
V _{cc}	Power (+5V)
GND	Ground

55 66

44



64Kx 32 EEPROM Module

PUMA 2E2000-12/15/20/25

Issue 1.0 : January 1992

ADVANCE PRODUCT INFORMATION

Absolute Maximum Ratings (1)

Operating Temperature	T _{OPB}	-55 to +125	. C
Storage Temperature	T _{stg}	-65 to +150	.с
Input voltages (including N.C. pins) with Respect to GND	VIN	-1.0 to +7.0	v
Output voltages with respect to GND	V _{out}	-1.0 to +7.0	V

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

		min	typ	max	
DC Power Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Input Low Voltage	٧ _ّ	-	-	0.8	V
Input High Voltage	V _H	2.0	-	-	V
Operating Temp Range	T_	0	-	70	ъ.
	T _{AI}	-40	-	85	*C (I Suffix)
	T	-55	-	125	*C (M, MB Suffix)

DC Electrical Characteristics (T_A=-55°C to +125°C,V_ ∞ =5V ± 10%)

Parameter	Symbol Test Condition	min	max	Unit
Input Leakage Current A0~A15, O	I_{μ} V _{IN} = GND to V _{CC}	-	±40	μA
WE1~4, CS1~		-	±10	μA
	$I_{LO} = I_{N} = GND \text{ to } V_{CC}, \overline{CS}^{(1)} = V_{H}$	-	±40	μA
Operating Supply Current 32 b	t I_{CC32} $\overrightarrow{CS}^{(1)} = \overrightarrow{OE} = V_{\mu}, \ \overrightarrow{WE} = V_{\mu}, \ I_{out} = 0 \text{ mA}, \ f = 5 \text{ MHz}^{(2)}$	-	200	mA
	t I _{cc16} As above	-	106	mA
8 b		-	59	mA
Standby Supply Current TTL level		-	12	mA
CMOS level		- x	2	mA
Output Low Voltage	V _{oL} I _{oL} = 2.1mA.	-	0.4	V
Output High Voltage	V _{OH} I _{OH} = -400μA.	2.4	-	V

Notes (1) CS above are accessed through CS1-4. These inputs must be operated simultaneously for 32 bit operation, in pairs in 16 bit mode and singly for 8 bit mode.

Parameter		Symbol	Test Condition	typ	max	Unit
Input Capacitance A0~/	415, OE	C _{IN1}	V _{IN} =0V	-	20	pF
WE1~4,	CS1~ 4	C _{IN2}	V _{IN} =0V	-	60	pF
Output Capacitance	32 bit	C _{OUT32}	V _{out} =0V	-	20	pF
AC Test Conditions			Out	put Load		
 Input pulse levels Input rise and fall Input and Output V_∞=5V±10% Module tested in 3 	times: 5n timing ref	s erence level	l/O s: 1.5V	••••••••••••••••••••••••••••••••••••••	45Ω	V

AC READ CHARACTERISTICS

Read Cycle

		-12 -15			45	-20		-25		
Parameter	Symbol	- min	nz max	- min	max	min	max	min	max	Unit
Read Cycle Time	t _{BC}	120	-	150	-	200	-	250	-	ns
Address to Output Delay	t _{ACC}	-	120	-	150	-	200	-	250	ns
CS to Output Delay	t _{cs}	-	120	-	150	-	200	-	250	ns
OE to Output Delay	t _{oe}	0	50	0	50	0	50	0	50	ns
$\overline{\text{CS}}$ or $\overline{\text{OE}}$ to Output Float ^(1,2)	t _{DF}	0	50	0	50	0	50	0	50	ns
Output Hold from \overline{OE} , \overline{CS} or	0.									
Address, (whichever occured firs	st) t _{он}	0	-	0	-	0	-	0	-	ns

Notes: (1) t_{pF} is specified from \overline{OE} or $\overline{CS1 \sim 4}$ whichever occurs first (C_L = 5pF). (2) This parameter is only sampled and is not 100% tested.

Read Cycle Timing Waveform



• ;

AC WRITE CHARACTERISTICS

Write Cycle

Parameter	Symbol	min	typ	max	Unit
Address Set-up Time	t _{as}	0	-	-	ns
OE Set-up Time	toes	10	-	-	ns
Address Hold Time	t _{AH}	50	-	-	ns
Chip Select Set-up Time	t _{cs}	0	-	-	ns
Chip Select Hold Time	t _{cH}	0	-	-	ns
Write Pulse Width (\overline{WE} or \overline{CS})	twp	100	-	-	ns
Data Set-up Time	t _{DS}	50	-	-	ns
Data, OE Hold Time	t _{DH} , t _{OEH}	10	-	-	ns
Time to Data Valid	t _{pv}	-	-	1	μs
Write Cycle Time	t _{wc}	-	5	10	ms

AC Write Waveform - WE Controlled



AC Write Waveform - CS Controlled

. ...



PAGE MODE WRITE CHARACTERISTICS

Write Cycle

Parameter	Symbol	min	typ	max	Unit
Write Cycle Time	t _{wc}	-	-	10	ms
Address Set-up Time	t _{AS}	0	-	-	ns
Address Hold Time	t _{AH}	50	-	-	ns
Data Set-up Time	t _{Ds}	50	-	-	ns
Data Hold Time	t _{DH}	10	-	-	ns
Write Pulse Width	t _{wP}	100	-	-	ns
Byte Load Cycle Time		0.2	-	200	μs
Write Pulse Width High	t _{wPH}	100	-	-	ns

Page Mode Write Waveform



Note: A7 through A15 must specify the page address during each high to low transition of WE (or CS). OE must be high only when WE and CS are both low.

Software Protected Write Waveform





(2) The example above is for the PUMA 2E2000 module operating in 8 bit mode.

DATA Polling and Toggle Bit Characteristics

Parameter	Symbol	min	typ	max	Unit
Data Hold Time	t _{pH}	10	-	-	ns
Output Enable Hold Time	t _{oeH}	10	-	-	ns
Output Enable to Output Delay	t _{OE}	-	-	100	ns
Output Enable High Pulse		150	-	-	ns
Delay to nex Write	t _{DW}	10	-	-	μs

DATA Polling Waveform



Toggle Bit Waveform



- Notes : (1) Polling operations are by definition Read Cycles and therefore subject to Read Cycle timings.
 - (2) Beginning and ending state of D6 may vary.
 - (3) Any address location may be used but the address should not vary.

. •

DEVICE OPERATION

In the following, \overline{CS} refers to CS1~4 and \overline{WE} to $\overline{WE1~4}$.

Read

The PUMA 2E2000 is accessed in the same way as a static RAM, with the data stored at the memory location determined by the address pins being placed on the output pins when \overline{CS} and \overline{OE} are low, and \overline{WE} are high. Whenever \overline{CS} or \overline{OE} are high, the outputs are in the OFF or high impedance state.

Write

A low pulse on \overline{WE} with \overline{CS} low or a low pulse on \overline{CS} with \overline{WE} low indicates a write cycle. The address is latched on the falling edge of \overline{CS} or \overline{WE} , and the data is latched on the first rising edge of \overline{CS} or \overline{WE} . Once a byte write has begun it will automatically time itself to completion.

Page Mode Write

This operation mode allows 1 to 128 bytes of data to be loaded into a device, which are then simultaneously written. Once the first byte has been written, each subsequent byte must have the high to low transition of \overline{WE} (or \overline{CS}) within 200µs of the same transition of the previous byte. If this 200µs time is exceeded, the load period ends and internal programming starts. A7 to A15 specify the page address (which must be valid during the above transitions) and A0 to A6 specify which bytes within the page are to be written. Note that the bytes may be loaded in any order and may be changed within the same load period.

Using the Page Operation Mode allows the entire module to be written in 2.5 seconds, giving an effective 32 bit Write time of less than $39\mu s$

DATA Polling

In order to detect the end of a Write Cycle, two methods are provided. During a Write operation (Byte or Page) an attempt to read the last byte written will result in the complement of the written data appearing on D7 (or D15, D23 or D31, depending on the device selected). Once the Write Cycle is complete, true data appears on the outputs and the next Write Cycle may begin. Using this method of indicating the end of a Write can effectively reduce the total write timeby 50%.

Toggle Bit

In addition to DATA polling, another method is provided

to determine the end of a Write Cycle. During a write operation successive attempts to read data will result in D6 (or D14, D22 or D30, depending on the device selected) toggling between 1 and 0. Once a write is complete, this toggling will stop and valid data will be read as normal, allowing the next write cycle to be performed. This can eliminate the software housekeeping chore of saving and fetching the last address and data written in order to implement DATA polling. This can be especially helpful in an array composed of multiple PUMA 2E2000 modules that are frequently updated.

Data Protection

Both hardware and software protection is provided as described below.

Four types of hardware protection give high security against accidental writes:

- (a) If $V_{cc} \le 3.0V$, Write is inhibited
- (b) OE low, CS or WE high inhibits inadvertent Write Cycles during power-on and power-off. Write Cycle timing specifications must be observed concurrently.
- (c) Pulses of less than 10ns on WE do not initiate a Write Cycle.

Software controlled data protection, once enabled by the user, means that a software algorithm must be used before any write can be performed. To enable this feature the algorithm opposite is followed, and must be reused for each subsequent write operation. Once set the data protection remains operational until it is disabled by the using the second algorithm opposite; power transitions will not reset this feature.

Operating Modes

The table below shows the logic inputs required to control the operating modes of each EEPROM on the PUMA 2E2000.

MODE	CS	ŌE	WE	Outputs
Read	0	0	1	Data Out
Write ⁽¹⁾	0	1	0	Data In
Standby	1	Х	Х	High Z
Write Inhibit	X	Х	1	
Write Inhibit	X	0	Х	
Output Disable	X	1	Х	High Z

 $1 = V_{H}$ $0 = V_{L}$ X = Don't careNote: (1) Refer to AC Programming Waveforms

Software Data Protection

The algorithms below describe the process by which an individual 64K x 8 device on the PUMA may be software write protected and unprotected. Thus, these algorithms apply to the PUMA operating in 8 bit mode; if 16 or 32 bit modes are being used, then the relevant data would be placed on the 16 or 32 bit buses as two or four 8 bit bytes respectively e.g. 5555_{H} and 5555555_{H} . In the case of 16 bit mode, this process would be repeated twice with the appropriate devices selected.

The PUMA 2E2000 is shipped with data Protection **NOT ENABLED**. In this mode data should be protected during power-up and power-down operations through the use of external circuits.

Once data protection has been enabled it is set for the life of the device unless the reset algorithm is followed. In protected mode write operations to the device(s) on the PUMA must be preceeded by a series of three write operations to three specific locations, after which 1 to 128 bytes of data may be written. Once the page load cycle is complete, the device(s) return to the data protected state.

NOTE: Once initiated, the sequence of write operations to Enable and Disable Write Protect should not be interrupted.



Disable Algorithm⁽¹⁾



Notes:

- Data Format I/O7-I/O0 (Hex); Address Format: A14-A0 (Hex) (A15 don't care).
 Once initiated, this sequence of write operations should not be Interrupted.
- (2) Enable Write Protect state will be initiated at end of write even if no other data is loaded.
- (3) Disable Write Protect state will be initiated at end of write period even if no other data is loaded.
- (4) 1 to 128 bytes of data may be loaded.

Military Screening Procedure

Module Screening Flow for high reliability non compliant product processed to MIL-STD883C method 5004 is detailed below:

MB MODULE SCREENING FLOW					
SCREEN	TEST METHOD	LEVEL			
Visual and Mechanical					
External visual	2017 Condition B or manufacturers equivalent	100%			
Temperature cycle	1010 Condition C (10 Cycles, -65°C to +150°C)	100%			
Burn-In					
Pre-Burn-in electrical	Per applicable Device Specifications at T_{A} =+25°C	100%			
Burn-in	Method 1015, Condition D,T _A =+125°C,160hrs min	100%			
Final Electrical Tests	Per applicable Device Specification				
Static (DC)	a) @ T ₄ =+25°C and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Functional	a) @ T ₄ =+25°C and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Switching (AC)	a) @ T ₄ =+25°C and power supply extremes	100%			
	b) @ temperature and power supply extremes	100%			
Percent Defective allowable (PDA)	Calculated at Post Burn-in at T ₄ =+25°C	5%			
Quality Conformance	Per applicable Device Specification	Sample			
External Visual	2009 Per vendor or customer specification	100%			

Ordering Information





The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

•

.

7

4

· .

.

•

© 1988 This design is the property of Mosaic Semiconductor, Inc.

÷.

•

7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058