THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

EF 6809E

HMOS* 8-BIT MICROPROCESSOR UNIT (MPU)

DESCRIPTION

The EF 6809E is a revolutionary high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third generation addition to the EF 6800 Family has major architectural improvements which include additional registers, instructions, and addres-

sing modes. The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF 6809E has the most complete set of addressing modes availables on any 8-bit microprocessor today.

The EF 6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems, or other MPUs.

MAIN FEATURES

EF 6800 compatible

- Hardware interfaces with all EF 6800 peripherals.
- Software upward source code compatible instruction set and addressing

Architectural features

- Two 16-bit index registers.
- Two 16-bit indexable stack pointers.
- Two 8-bit accumulators can be concatenated to form one 16-bit accu
- Direct page register allows direct addressing throughout memory.

Hardware features

- External clock inputs, E and Q, allows synchronization.
- TSC input controls internal bus buffers.
- LIC indicates opcode fetch
- ACMA allows efficient use of common ressources in a multiprocessor ststem.
- BUSY is a status line for multiprocessing.
- Fast interrupt request input stacks only condition code register and program counter.
- Interrupt acknowledge output allows vectoring by devices.
- Sync acknowledge output allows for syncronization to external event.
- Single bus-cycle RESET.
- Single 5-volt supply operation.
- NMI inhibited after RESET until after first load of stack pointer.
- Early address valid allows use with slower memories.
- Early write data for dynamic memories.


Software features

- 10 addressing modes :
 - EF 6800 upward compatible addressing modes,
 - direct addressing anywhere in memory map,
 - long relative branches,
 - program counter relative,
 - true indirect addressing,
 - expended indexed addressing: . 0, 5, 8 or 16-bit constant offsets,
 - 8 or 16-bit accumulator offsets,
- auto increment/decrement by 1 or 2. Improved stack manipulation.
- 1464 instructions with unique addressing modes.
- 8 x 8 unsigned multiply. 16-bit arithmetic.
- Transfer/exchange all registers.
- Push/pull any registers or any set of registers.
- Load effective address.
- Processor speed 1 and 1.5 MHz over military temperature range.


SCREENING / QUALITY

This product could be manufactured in full compliances with either:

- CECC 90000 (class B, assessment level Y).
- MIL-STD-883 (class B).
- or according to TMS standards.
- High density, N channel silicon gate.



C suffix **DIL 40** Ceramic Side Brazed package



J suffix **DIL 40** Ceramic Cerdip package

See the ordering information page 49.


Pin connection: see page 48

SUMMARY

- A GENERAL DESCRIPTION
- 1 EF 6809E EXPANDED BLOCK DIAGRAM
- 2 SIGNAL DESCRIPTION
- **B DETAILED SPECIFICATION**
- 1 SCOPE
- 2 APPLICABLE DOCUMENTS
 - 2.1 MIL-STD 883
- 3 REQUIREMENTS
 - 3.1 General
 - 3.2 Design and construction
 - 3.3 Electrical characteristics
 - 3.4 Thermal characteristics
 - 3.5 Mechanical and environment
 - 3.6 Marking
- 4 QUALITY CONFORMANCE INSPECTION
 - 4.1 DESC / MIL-STD-883
- 5 ELECTRICAL CHARACTERISTICS
 - 5.1 General requirements
 - 5.2 Static characteristics
 - 5.3 Dynamic (switching) characteristics
 - 5.4 Test conditions specific to the device
 - 5.5 Additional information
- 6 FUNCTIONNAL DESCRIPTION
 - 6.1 Programming model
 - 6.2 MPU operation
 - 6.3 Addressing modes
 - 6.4 Instruction set
- 7 PREPARATION FOR DELIVERY
 - 7.1 Packaging
 - 7.2 Certificate of compliance
- 8 HANDLING
- 9 PACKAGE MECHANICAL DATA
 - 9.1 DIL 40 : Ceramic Cerdip package
 - 9.2 DIL 40: Ceramic Side Brazed package
- 10 TERMINAL CONNECTIONS
 - 10.1 DIL 40: Pin assigment
- 11 ORDERING INFORMATION
 - 11.1 Hi-REL product
 - 11.2 Standard product

- GENERAL DESCRIPTION

1 - EF 6809E EXPANDED BLOCK DIAGRAM



Floure 1: EF 6809E expanded block diagram.

2 - SIGNAL DESCRIPTION

POWER (VSS, VCC)

Two pins are used to supply power to the part: V_{SS} is ground or 0 volts, while V_{CC} is $\pm 5.0 \ V \pm 5 \%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF16, R/W = 1, and BS = 0; this is a "dummy access" or VMA cycle. All address bus drivers are made high-impedance when output bus available (BA) is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LSTTL loads, and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads, and 130 pF.

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. RW is made high impedance when BA is high or when TSC is asserted.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 2. The reset vectors are fetched from locations FFFE16 and FFFF16 (Table 1) when interrupt acknowledge is true, (BA • BS = 1). During initial power on, the RESET line should be held low until the clock input signals are fully operationnal.

Because the EF 6809E RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although NMI or RESET will be latched for later response. During the halt state, Q and E continue to run-normally. A halted state (BA • BS = 1) can be achieved by pulling HALT low while RESET is still low. See Figure 3.

BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU	state	MPU state definition
ВА	BS	W o state deminion
0	0	Normal (running)
0	1	Interrupt or reset acknowledge
1	0	Sync acknowledge
1	1	Halt acknowledge

INTERRUPT ACKNOWLEDGE is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

Table 1 - Memory map for interrupt vectors

Memory vector lo		Interrupt vector description
MS	LS	
FFFE FFFC FFFA FFF8 FFF6 FFF4 FFF2 FFF0	FFFF FFFD FFFB FFF9 FFF7 FFF5 FFF3 FFF1	RESET NMI SWI IRQ FIRQ SWI2 SWI3 Reserved

SYNC ACKNOWLEDGE is indicated while the MPU is waiting for external synchronization on an interrupt line.

HALT ACKNOWLEDGE is indicated when the EF 6809E is in a halt condition.

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program and also has a higher priority than FIRQ, IRQ, or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not the recognized until the next cycle. See Figure 4.


FAST-INTERRUPT REQUEST (FIRQ)*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 5.

INTERRUPT REQUEST (IRQ)*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state, it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 4.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge. See RESET sequence in the MPIJ flowchart in Figure 14



Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Figure 2: RESET timing




Figure 3: HALT and single instruction execution timing for system debug.

CLOCK INPUTS E. Q

E and Q are the clock signals required by the EF 6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, tAD after the faling edge of E. While the O input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to BUS TIMING CHARACTERISTICS for E and Q and to Figure 6 which shows a simple clock generator for the EF 6809E.

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect, etc.).

In a multiprocessor system, BUSY indicates the need to defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a «test-and-set» primitive, using any one of several read-modify-write instructions.

BUSY does not become active during PSH or PUL operation. A typical read-modify-write instruction (ASL) is shown in Figure 7. Timing information is given in Figure 8. BUSY is valid tCD after the rising edge of Q.

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is low when the MPU is in either a HALT or SYNC state. AVMA is valid tCD after the rising edge of Q.

LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not n CWAI or RESET), in sync state, or while stacking during interrupts. LIC is valid top after the rising edge of Q.

TSC (three-state control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is low, TSC controls the address buffers and R/W directly. The data bus buffers during a write operatin are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance stae. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 9.







Figure 4: IRQ and NMI interrupt timing.



Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted. • E clock chown for reference only.

Figure 5: FIRQ interrupt timing.





Note: If optional circuit is not included the CLR and PRE inputs of U2 and U3 must be tied high.

Figure 6: Clock generator.




Figure 7: Read-modify-write instruction example (ASL extended indirect).

Note 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.




Figure 8: BUSY timing.

B - DETAILED SPECIFICATIONS

1 · SCOPE

This drawing describes the specific requirements for the microprocessor EF 6809, 1 and 1.5 MHz, in compliance either with MIL-STD-883 class B or CECC 90000.

2 · APPLICABLE DOCUMENTS

2.1 · MIL-STD-883

- 1) MIL-STD-883: test methods and procedures for electronics
- 2) MIL-M-38510 : general specifications for microcircuits

3 · REQUIREMENTS

3.1 · General

The microcircuits are in accordance with the applicable document and as specified herein.

3.2 - Design and construction

3.2.1 · Terminal connections

Depending on the package, the terminal connections shall be is shown in figures 2 and 3.

3.2.2 · Lead material and finish

Lead material and finish shall be any option of MIL-M-38510 except finish C (as described in 3.5.6.1 of 38510).

3.2.3 · Package

The macrocircuits are packaged in hermetically sealed ceramic package which is conform to case outlines of MIL-M-38510 appendix C (when defined):

- 40 leads DIP (for ceramic and cerdip packages)
- 44 terminals SQ. LCC (for leadless chip carrier package)

The precise case outlines are described on § 9.


3.3 - Electrical characteristics

3.3.1 · Absolute maximum ratings (see Table 2)

Table 2

Symbol		Parameter	Test conditions	Min	Max	Unit
VCC	Supply voltag	e		-0.3	+ 7.0	V
V ₁	Input voltage			- 0.3	+ 7.0	٧
VI imput voitage			$T_{case} = -55^{\circ}C / + 125^{\circ}C$		1.5	W
P _{dmax} Max Power dissipation			$T_{case} = +25^{\circ}C$		1	W
	Tcase Operating temperature Operating temperature No suffix EF 6809E/EF 68A09E M suffix EF 6809E/EF 68A09E No suffix EF 6809E/EF 68A09E EF 68B09E	M suffix EF 6809E/EF 68A09E	f = 1 and 1.5 MHz	- 55	+ 125	°C
_		perating V suffix EF 6809E/EF 68A09E f = 1 and 1.5	f = 1 and 1.5 MHz	- 40	+ 85 -	°C
		f = 1, 1.5 and 2 MHz	0	4 70	°C	
T _{stg}	Storage temperature			- 55	+ 150	°C
T _i	Junction tem				+ 170	°C
Tleads	Lead tempera		Max 5 sec. soldering		+ 270	°C

This device contains protective circuitry against damage due to high static voltages or electrical fields; however, it is advises that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or VCC).



Note: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range start outside, and pass through, the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

3.4 · Thermal characteristics (at 25°C)

Table 3

Package	Symbol	Parameter	Value	Unit
40 ceramic DIL side brazed C suffix	⊕ JC	Thermal resistance - Ceramic junction to ambient Thermal resistance - Ceramic junction to case	50 10	°C/W
Cerdip 40 J suffix	∜JA ∜JC	Thermal resistance - Ceramic junction to ambient Thermal resistance - Ceramic junction to case	60 10	°C/W

Power considerations

The average chip-junction temperature, TJ, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

= Ambient Temperature, °C TA

= Package Thermal Resistance, Junction-to-Ambient, °C/W

 $= P_{INT} + P_{I/O}$

PINT = ICC × VCC, Watts — Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins - User Determined

For most applications $P_{I/O}$ < P_{INT} and can be neglected.

An approximate reliationship between PD and TJ (if $P_{I/O}$ is neglected) is:

$$P_{D} = K : (T_{J} + 273)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273) + \theta_{JA} \cdot P_D^2$$
 (3)

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

The total thermal resistance of a package (θ JA) can be separated into two components, θ JC and θ CA, representing the barrier to heat flow from the semiconductor junction to the package (case), surface (UJC) and from the case to the outside ambient (PCA). These terms are related by the equation:

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 $\theta_{
m JC}$ is device related and cannot be influenced by the user. However, $\theta_{
m CA}$ is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce #CA so that #JA approximately equals #JC. Substitution of #JC for #JA in equation (1) will result in a lower semiconductor junction temperature.

3.5 - Mechanical and environment

The microcircuits shall meet all mechanical environmental requirements of either MIL-STD-883 for class B devices or CECC 90000 devices.

3.6 · Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum:

- 3.6.1 · Thomson logo
- 3.6.2 · Manufacturer's part number
- 3.6.3 Class B identification
- 3.6.4 Date-code of inspection lot
- 3.6.5 ESD identifier if available
- 3.6.6 · Country of manufacturing

4 - QUALITY CONFORMANCE INSPECTION

4.1 - DESC / MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspection are performed on a periodical basis.

5 - ELECTRICAL CHARACTERISTICS

5.1 - General requirements

All static and dynamic electrical characteristics are specified for inspection purpose, refer to relevant specification.

Table 4: Static electrical characteristics for all electrical variants. See § 5.2.

Table 5: Dynamic electrical characteristics. See § 5.3.

For static characteristics, test methods refer to IEC 748-2 method number, where existing and see § 5.4.2.

For dynamic characteristics (Table 5), test methods refer to clause 5.4 hereafter of this specification.

Indication of «min.» or «max.» in the column «test temperature» means minimum or maximum operating temperature.

5.2 - Static characteristics

 $V_{CC} = 5.0 V_{dc} \pm 5 \%$; $V_{SS} = 0 V_{dc}$; $T_{C} = -55/ + 125^{\circ}C$ or $-40/ + 85^{\circ}C$ or $0/ + 70^{\circ}C$.

Table 4

Characteristic	Min	Тур	Max	Unit	
Input high voltage	L <u>ogic, Q</u> RESET E	VSS +2.0 VSS +4.0 VCC -0.75		VCC VCC VCC +0.3	V V
Logic Input low voltage	E	$ V_{SS} - 0.3 $		VSS +0.8 VSS +0.4 VSS +0.6	V V
DC output leakage current Logic, C (Vin = 0 to 5.25 V, VCC = max)), RESET E			2.5 100	μ Α μ Α
	A15, R/W	VSS + 2.4		7	V V V
DC output low voltage (I _{Load} = 2.0 mA, V _{CC} = min)				VSS + 0.5	V
Internal power dissipation (measured at $T_C = -55^{\circ}C$ in steaby state operation)				1.1	w
Capacitance* ($V_{in} = 0$, $T_A = 25$ °C, $f = 1.0$ MHz) D0-D7, logic inputs, $C_{in} = 0$	a, reset e		10 30	15 50	pF pF
A0-A15, R/W, BA, BS, LIC, AVN	MA, BUSY		10	15	pF
Frequency of operation (L and G inputs)	68A09 E	0.1 0.1 0.1		1.0 1.5 2.0	MHz MHz MHz
Hi-Z (off state) input current (Vin = 0.4 to 2.4 V, V _{CC} = max)	D0- <u>D7</u> -A15, R/W		2.0	10 10	μ Α μ Α
	Input high voltage Logic DC output leakage current (Vin = 0 to 5.25 V, VCC = max) DC output high voltage (ILoad = -205 µA, VCC = min) (ILoad = -145 µA, VCC = min) (ILoad = -100 µA, VCC = min) DC output low voltage (ILoad = 2.0 mA, VCC = min) Internal power dissipation (measured at TC = -55°C in steaby state operation) Capacitance* (Vin = 0, TA = 25°C, f = 1.0 MHz) D0-D7, logic inputs, G A0-A15, R/W, BA, BS, LIC, AVM Frequency of operation (E and Q inputs) EF Hi-Z (off state) input current (Vin = 0.4 to 2.4 V, VCC = max)	Input high voltage Logic, Q RESET E Input low voltage DC output leakage current $(V_{in} = 0 \text{ to } 5.25 \text{ V}, V_{CC} = \text{max})$ DC output high voltage $(I_{Load} = -205 \mu\text{A}, V_{CC} = \text{min})$ $(I_{Load} = -145 \mu\text{A}, V_{CC} = \text{min})$ $(I_{Load} = -100 \mu\text{A}, V_{CC} = \text{min})$ $(I_{Load} = -100 \mu\text{A}, V_{CC} = \text{min})$ BA, BS, LIC, AVMA, BUSY DC output low voltage ($I_{Load} = 2.0 \text{mA}, V_{CC} = \text{min}$) Internal power dissipation (measured at $I_{C} = -55^{\circ}\text{C}$ in steaby state operation) Capacitance* $(V_{in} = 0, I_{A} = 25^{\circ}\text{C}, f = 1.0 \text{MHz})$ D0-D7, logic inputs, Q, RESET E A0-A15, R/W, BA, BS, LIC, AVMA, BUSY Frequency of operation (E and Q inputs) EF 6809 E EF 6809 E EF 6809 E EF 68809 E	Input high voltage $ \begin{array}{c} Logic, Q \\ RESET \\ VSS + 4.0 \\ VCC - 0.75 \\ \hline \\ Logic, RESET \\ VSS - 0.3 \\ VSS - 0.3 \\ VSS - 0.3 \\ \hline \\ VSS + 2.4 \\ $	Input high voltage $ \begin{array}{c} Logic, \ Q \\ RESET \\ E \end{array} \begin{array}{c} V_{SS} + 2.0 \\ V_{SS} + 4.0 \\ V_{CC} - 0.75 \end{array} \\ \\ Input low voltage \\ \\ DC \ output leakage current \\ (V_{In} = 0 \ to \ 5.25 \ V, \ V_{CC} = max) \\ \\ DC \ output high voltage \\ (I_{Load} = -205 \ \mu\text{A}, \ V_{CC} = min) \\ (I_{Load} = -145 \ \mu\text{A}, \ V_{CC} = min) \\ (I_{Load} = -100 \ \mu\text{A}, \ V_{CC} = min) \\ \\ DC \ output low voltage (I_{Load} = 2.0 \ m\text{A}, \ V_{CC} = min) \\ \\ DC \ output low voltage (I_{Load} = 2.0 \ m\text{A}, \ V_{CC} = min) \\ \\ DC \ output low voltage (I_{Load} = 2.0 \ m\text{A}, \ V_{CC} = min) \\ \\ DC \ output low voltage (I_{Load} = 2.0 \ m\text{A}, \ V_{CC} = min) \\ \\ DC \ output low voltage (I_{Load} = 2.0 \ m\text{A}, \ V_{CC} = min) \\ \\ Internal \ power \ dissipation \ (measured \ at \ T_{C} = -55^{\circ}\text{C} \ in \ steaby \ state \ operation) \\ \\ Capacitance^{\bullet} \ (V_{in} = 0, \ T_{A} = 25^{\circ}\text{C}, \ f = 1.0 \ MHz) \\ \\ D0 \ D7, \ logic \ inputs, \ Q, \ \overline{RESET} \ E \\ \\ A0 \ A15, \ R/\overline{W}, \ BA, \ BS, \ LIC, \ AVMA, \ BUSY \\ \\ EF \ 6809 \ E \\ \hline EF \ 6809 \ E \\ \hline 0.1 \\ \hline 0.1 \\ \hline EF \ 6809 \ E \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.3 \\ \hline 0.3 \\ \hline 0.4 \\ \hline 0.5 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.2 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.1 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.2 \\ \hline 0.2 \\ \hline 0.2 \\ \hline 0.3 \\ \hline 0.3 \\ \hline 0.4 \\ \hline 0.5 \\ \hline 0.5 \\ \hline 0.1 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.3 \\ \hline 0.4 \\ \hline 0.5 \\ \hline 0.5 \\ \hline 0.5 \\ \hline 0.1 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.1 \\ \hline 0.2 \\ \hline 0.3 \\ \hline 0.3 \\ \hline 0.4 \\ \hline 0.4 \\ \hline 0.4 \\ \hline 0.5 \\ \hline 0.$	Input high voltage

5.3 · Dynamic (switching) characteristics

The limits and values given in this section apply over the full case temperature range -55°C to + 125°C and V_{CC} in the range 4.75 V to 5.25 V V_{IL} = 0.8 V and V_{IH} = 2 V (See also note 1).

Table 5 - Bus timing characteristics (See Notes 1, 2, 3 and Figure 11)

	Ident		EF 6809 E		EF 6	8A09 E	EF 68	Unit	
Symbol	number	Characteristic	Min	Max	Min	Max	Min	Max	O m
t _{cyc}	1	Cycle time	1.0	10	0.667	10	0.5	10	μS
PWEL	2	Pulse width, E low	450	9500	295	9500	210	9500	ns
PWEH	3	Pulse width, E high	450	9500	280	9500	220	9500	ns
t _r , t _f	4	Clock rise and fall time		25		25		20	ns
PWQH	5	Pulse width, Q high	450	9500	280	9500	220	9500	ns
	7	Delay time, E to Q rise	200		130		100		ns
tEQ1	7A	Delay time, Q high to E rise	200		130		100		ns
tEQ2	7B	Delay time, E high to Q fall	200	 	130		100		ns
tEQ3	7C	Delay time, Q high to E fall	200		130		100		ns
tEQ4	9	Address hold time	20		20		20		· ns
t _{AD}	11	Address delay time from S low (BA, BS, R/W)		200		140		110	ns
tDSR	17	Read data setup time	80		60		40		ns
tDHR	18	Read data hold time*	10		10		10		ns
tDDQ	20	Data delay time from Q		200		140		110	ns
tDHW	21	Write data hold time	30		30		30		กร
TACC	29	Usable access time	695		440		330		ns
tcp	30	Control delay time		300		250		200	ns
tpcs		Interrupts, HALT, RESET, and TSC setup time (Figures 2, 3, 4, 5, 8 and 9)	200		140		110		ns
tTSV		TSC drive to valid logic level (figure 9)		210		150		120	ns
†TSR		TSC release MOS buffers to high impedance (figure 9)		200		140		110	ns
ITSD		TSC hi-Z delay time (figure 9)		120		85		80	ns
tPCr tPCf		Processor control rise and fall time (figure 3)		100		100		100	ns

Address and data hold times are periodically tested rather than 100% tested.

Note 1: Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.


Note 2: Hold time (19) for BA and BS is not specified.

Note 3: Usable access time is computed buy: 1-4-11 max -17.

5.4 · Test conditions specific to the device

5.4.1 - Loading network

The applicable loading network shall be as defined in column «Test conditions» of Table 5, refering to the loading network number as shown in Figure 10 below.



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for D0-D7 90 pF for A0-A15, R / W

11.7 k Ω for D0-D7 16.5 k Ω for A0-A15, R / \widetilde{W} 24 k Ω for BA, BS, LIC, AVMA, BUSY

Figure 10: Bus timing test load.

5.4.2 · Time definitions

The times specified in Table 5 as dynamic characteristics are defined in Figure 11 below, by a reference number given the column «method» of the tables together with the relevant figure number.




Figure 11: Read/write data to memory or peripherals timing diagram.

5.5 - Additional information

Additional information shall not be for any inspection purposes.

5.5.1 · Power considerations (See § 3.4)

5.5.2 · Capacitance (Not for inspection purposes) see § 5.2 static characteristic table

6 - FUNCTIONNAL DESCRIPTION

6.1 · Programming model

As shown in Figure 12, the EF 6809E adds three registers to the set available in the EF 6800. The added registers include a direct page register, the user stack pointer, and a second index register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The direct page register of the EF 6809E serves to enhance the direct addressing mode. The content to this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure EF 6800 compatibility, all bits of this register are cleared during processor reset.




Figure 12: Programming model of the microprocessing unit.

INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

STACK POINTER (U. S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointer ters (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The U register is frequenctly used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the X and Y register, but also support Push and Pull instructions. This allows the EF 6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Note: The stack pointers of the EF 6809E point to the top of the stack in contrast to the EF 6800 stack pointer, which pointed ot the next free location on stack.

PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 13.




Figure 13: Condition code register format.

CONDITION CODE REGISTER DESCRIPTION

Bit 0 is the carry flag, and is usually the carry from the binary ALU C is also used to represent a *borrow* from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

BIT 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos complement result will leave N set to a one.

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RESET, and SWI all set I to a one, SWI2 and SWI3 do not affect I.

BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instruction.


Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI and RESET all set F to a one. IRQ, SWI2, and SWI3 do not affect F.


Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

6.2 - MPU operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function.

This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that after normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 14 is the flowchart for the EF 6809E.









Figure 14: Flowchart for EF 6809E instructions.



Note 1: Asserting RESET will result in entering the reset sequence from any point in the flowchart.

Note 2: BUSY is high during first vector fetch cycle.

Figure 14: Flowchart for EF 6809E instructions.

6:3 · Addressing modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF 6809E has the most complete set of addressing modes available on any microcomputer today. For example, the EF 6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the EF 6809E:

Inherent (includes accumulator)

Immediate

Extended

Extended direct

Direct

Register

Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Short/Long Relative Branching

Program Counter Relative Addressing.

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB.

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF 6809E uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing

LDA # \$20

LDX # \$F000

LDY # CAT

Note: # signifies immediate addressing; \$ signifies hexadecimal value to the EF 6809E assembler.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position idenpendent. Examples of extended addressing include:

LDA

MOUSE STX

LDD \$2000

As a the special case of indexed addresing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA

(\$FFFE) LDX

[DOG] STU

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF 6809E is upward comptible with direct addressing on the EF 6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

where DP = \$00LDA

where DP = \$10LDB

< CAT LDD

Note: < is an assembler directive which forces direct addressing.

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addresing are:

Transfers X into Y

Exchanges A with B A, B Exchanges A with B
A, B, X, Y Push Y, X, B and A onto S stack EXG

PSHS Pull D, X, and Y from U stack X, Y, D PULU

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 6 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.




Figure 15: Indexed addressing postbyte register bit assignments.

ZERO-OFFSET INDEXED

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD O, X LDA

CONSTANT OFFSET INDEXED

In this mode, a twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offset are available:

5 bit (-16 to +15) 8 bit (- 128 to + 127) 16 bit (-32768 to +32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23, X LDX -2, S 300, X LDY CAT, Y LDU

Table 6 - Indexed addressing mode

		Non indirect				Indirect			
Туре	Forms	Assembler form	Postbyte opcode	+	+	Assembler form	Postbyte opcode	+	+#
Constant offset from R	No offset	,R	1RR00100	0	0	[,R]	1FRECE-1100	3	0
(2s complement offsets)	5-bit offset	n, R	0RRnnnnn	1	0	defaults	to 8-bit		
(23 complement enters)	8-bit offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-bit offset	n, R	1RR01 001	4	2	[n, R]	1RR11001	7	2
Accumulator offset from R	A register offset	A, R	1Rf:00110	1	0	[A, R]	1RR10110	4	0
(2s complement offsets)	B register offset	B, R	1RR001 01	1	0	[B, R]	1RR10101	4	0
	D register offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto increment/decrement R	Increment by 1	,R+	1RR00000	2	0	not allowed			
Auto increment/oecrement is	Increment by 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement by 1	,-R	1RR00010	2	0	not allowed			
	Decrement by 2	,R	1RR00011	3	0	[, Ř]	1RR1 0011	6	C
Out that offeet from PC	8-bit offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
Constant offset from PC (2s complemet ofsets)	16-bit offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended indirect	16-bit address			\dagger	T	[n]	10011111	5	2

R = X, Y, U or S x = don't care	RR: 00 = X 01 = Y
------------------------------------	-------------------

ACCUMULATOR-OFFSET INDEXED

This mode is similar to constant offset indexed except that the twos complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

B, Y 1 DA D, Y LDX B, X **LEAX**

AUTO INCREMENT/DRECREMENT INDEXED

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register ter is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is drecremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc, are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples, of the auto increment/decrement addressing modes are:

LDA STD LDB LDX

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

The desired result is to store zero in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

calculate the EA; temp is a holding register 0 → temp perform auto increment $X + 2 \rightarrow X$

do store operation X → (temp)

All of the indexing modes, with the exception of auto increment/decrement by one or a ±5-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

```
Before Execution
        A = XX (don't care)
        X = $F000
                     EA is now $F010
$0100
       LDA [$10, X]
                     $F150 is now the new EA
       $F1
$F010
$F011
       $50
$F150
       $AA
        After Execution
        A = $AA (actual data loaded)
        X = \$F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
[10, S]
LDD
LDA
        [B, Y]
LDD
        [X + +]
```

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addresssing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 216 Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT	NOP		
RABBIT	NOP		

PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

```
CAT, PCR
LDA
       TABLE, PCR
LEAX
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
[CAT, PCR]
LDA
       [DOG, PCR]
LDU
```

6.4 - Instruction set


The instruction set of the EF 6809E is similar to that of the EF 6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below.

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



Within the EF 6809E, any register may be transferred to or exchanged with another of like size; i.e., 8-bit to 8-bit or 16-bit to 16 bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as

Transfer / Exct	Transfer / Exchange Postbyte					
Source	Destination					
Registe	er Field					
0000 = D (A.B) 0001 = X 0010 = Y 0011 = U 0100 = S 0101 = PC	1000 = A 1001 = B 1010 = CCR 1011 = DPR					

Note: All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 7.

Table 7 - LEA examples

Instruction	Operation	Comment
LEAX 10, X LEAX 500, X LEAY A, Y LEAY D, Y LEAU - 10, U LEAS - 10, S LEAS 10, S	X + 10 X + 500 Y + A Y + D U - 10 S - 10 S + 10 S + 10	X Adds 5-bit constant 10 to X X Adds 16-bit constant 500 to X Y Adds 8-bit A accumulator to Y Y Adds 16-bit D accumulator to Y U Substracts 10 from U S Used to reserve area on stack Used to clean up'stack X Transfers as well as adds

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

MSG1, PCR **LEAX** PDATA (Print message routine) **LBSR**

«MESSAGE»

MSG1 FCC This sample program prints: «MESSAGE». By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

(any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b) LEAa ,b+

(calculate the EA) b → temp

(modify b, postincrement) 2. b + 1 → b

3. temp → a (load a)

LEAa,-b

1. $b - 1 \rightarrow temp(calculate EA with predecrement)$

(modify b, predecrement) 2. $b - 1 \rightarrow b$

(load a) 3. temp \rightarrow a

Auto increment-by-two and auto decrement-by-two instructions work similary. Note that LEAX ,X+ does not change X; however LEAX, - X does decrement X.LEAX 1,X should be used to increment X by one.

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. The unsigned multiply also allows multiple-precision multiplications.

LONG AND SHORT RELATIVE BRANCHES

The EF 6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position-independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software developement systems. Three levels of SWI are available on the EF 6809E and are prioritized in the following order: SWI, SWI2, SWI3.

16-BIT OPERATION

The EF 6809E, has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 17) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the EF 6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds through-put). Next, the operation of each opcode will follow the flowchart. VMA is an indication of FFFF₁₆ on the address bus, RW = 1 and BS = 0. The following examples illustrate the use of the chart.

Example 1: LBSR (Branch Taken). Before Execution SP = F000

LBSR CAT \$8000 \$ A000 CAT

Cycle-by-cycle flow

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode fetch
2	8001	20	1	Offset high byte
3	8002	00	1	Offset low byte
4	FFFF	•	1	VMA cycle
5	FFFF	•	1	VMA cycle
6	A000		1	Computed branch address
7	FFFF	•	1	VMA cycle
8	EFFF	80	0	Stack high order byte of return address
9	EFFE	03	0	Stack low order byte of return address

Example 2: DEC (Extended) DEC \$ A000 \$8000 \$ A000 \$80

Cycle-by-cycle flow

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode fetch
2	8001	A0	1	Operand address, high byte
3	8002	00	1	Operand address, low byte
4	FFFF	•	1	VMA cycle
5	A000	80	1	Read the data
6	FFFF	•	1	VMA cycle
7	A000	7F	0	Store the decremented data

INSTRUCTION SET TABLES

The instructions of the EF 6809E have been broken down into five different categories. They are as follows:

8-bit operation (Table 8) 16-bit operation (Table 9)


Index register/stack pointer instructions (Table 10)

Relative branches (long or short) (Table 11) Miscellaneous instructions (Table 12)

Hexadecimal value for the instructions are given in Table 13.

PROGRAMMING AID

Figure 18 contains a compilation of data that will assist in programming the EF 6809E.



Note 1: If the associated mask bit is set when the interrupt is requested. LIC will go low and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain high and interrupt processing with start with this cycle as m on Figures 4 and 5 (Interrupt timing).

Note 2: If mask bits are clear, IRQ and FIRQ must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC. Note 3: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.




Figure 17: Cycle-by-cycle performance (Sheet 1 of 9).






Figure 17: Cycle-by-cycle performance (Sheet 2 of 9).








Figure 17: Cycle-by-cycle performance (Sheet 5 of 9).




Figure 17: Cycle-by-cycle performance (Sheet 7 of 9).






Figure 17: Cycle-by-cycle performance (Sheet 6 of 9).



Constant Offset From R Index Register Index Register 5-Bit Offset Index Register + Post Byte 8-Bit Offset Index Register + Post Byte High Post Byte Low 16-Bit Offset Accumulator Offset From R Index Register + A Register A Register Offset Index Register + B Register B Register Offset Index Register + D Register D Register Offset Auto Increment/Decrement From R Index Register* Increment by 1 Index Register* Increment by 2 Index Register + 1 Decrement by 1 Index Register + 2 Decrement by 2 Constant Offset From PC Program Cunter + Offset Byte 8-Bit Offset Program Cunter + Offset High Byte Offset Low Byte 16-Bit Offset **Direct Page Register Addres Low** Direct Address High Addres Low Extended NNNN + 1 **Immediate**

Figure 17: Cycle-by-cycle performance (Sheet 8 of 9).

 The index register is incremented following the indexed access






Figure 17: Cycle-by-cycle performance (Sheet 9 of 9).

Table 8 - 8-Bit accumulator and memory instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	
SBCA, SBCB	Subtract memory form accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)
Alata A R CC or	DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 9 - 16-Bit accumulator and memory instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, U, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D
Note: D may be p	ushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 10 - Index register/stack pointer instructions

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U, or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U, or PC
ABX	Add B accumulator to X (unsigned)

Table 11 · Branch instructions

Instruction	Description
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BVS, LBVS	Branch if invalid 2's complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal (signed)
BVC, LBVC	Branch if valid 2's complement result
BLT, LBLT	Branch if less than (signed)
	USIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch if higher or same (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLS	Branch if lower or same (unsigned)
BCS, LBCS	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 12 - Miscellaneous instructions

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 13 · Hexadecimal values of machine codes

OP	Mnem	Mode	-	#	ОР	Mnem	Mode	~	#	ОР	Mnem	Mode	~	#
OP 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D	Mnem NEG COM LSR ROR ASR ASL, LSL ROL DEC INC TST	Direct	6 6 6 6 6 6 6 6 6	# 2 22 22 22 2 2 2 2 2 2 2 2 2 2 2 2 2	30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D	LEAX LEAY LEAS LEAU PSHS PULS PSHU PULU TTS ABX RTI CWAI MUL	Indexed Immed Immed Immed Immed Immed Imherent	4+ 4+ 4+ 5+ 5+ 5+ 5+ 5+ 11	2+ 2+ 2+ 2+ 2 2 2 2 2	60 61 62 63 64 65 66 67 68 69 6A 6B 6D	NEG COM LSR ROR ASR ASL, LSL ROL DEC INC	Indexed	6+ 6+ 6+ 6+ 6+ 6+ 6+ 6+ 7+	2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+
0E 0F	JMP CLR	Direct	3	2	3E 3F	* SWI	Inherent	19	1	6E 6F	JMP CLR	Indexed	6+	2+
10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E	Page 2 Page 3 NOP SYNC LBRA LBSR . DAA ORCC . ANDCC SEX EXG TFR	Inherent Inherent Relative Relative Inherent Immed Inherent Immed Immed	2 ≥ 4 5 9 2 3 2 8 6	1 1 3 3 1 2 2 1 2 2	40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F	NEGA . COMA LSRA . RORA ASRA ASLA, LSLA ROLA DECA . INCA TSTA . CLRA	Inherent	2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1 1	70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F	NEG COM LSR ROR ASR ASL, LSL ROL DEC INC TST JMP CLR	Extended	7 7 7 7 7 7 7 7 7 7 7 4 7	3 3 3 3 3 3 3 3 3 3 3 3 3
20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2F	BGT	Relative	333333333333333333333333333333333333333	22222222222222222	50 51 52 53 54 55 56 57 58 59 5A 5D 5D 5E 5F	NEGB COMB LSRB RORB ASRB ASLB, LSLB ROLB DECB INCB TSTB CLRB	Inerent	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1	8B 8C 8D 8E	SUBA CMPA SBCA SUBD ANDA BITA LDA • EORA ADCA ORA ADDA CMPX BSR LDX	Immed Immed Relative Immed	2 2 4 2 2 2 2 2 2 4 7	2 2 3 2 2 2 2 3 2

42/52

Table 13 - Hexadecimal values of machine codes (Continued)

OP	Mnem	Mode	~	#	OP	Mnem	Mode		#	OP	Mnem	Mode	~	#
90	SUBA CMPA	Direct	4 4	2 2	C0 C1	SUBB CMPB	Immed	2	2 2		Page 2 an	d 3 Machine odes) 	
	SBCA		4	2	C2	SBCB		2	3	1021	LBRN	Relative	5	4
	SUBD		6	2	C3 C4	ADDD ANDB	1 1 1	2	2	1022		1	5(6)	4
94	ANDA		4 4	2 2	C5	BITB	Immed	2	2	1023	LBLS		5(6) 5(6)	4
95 96	BITA LDA		4	2	C6	LDB	Immed	2	2	1024			5(6)	4
97	STA		4	2	C7	•	1 1	2	2	1026			5(6)	4
98	EORA		4	2 2	C8 C9	EORB ADCB		2	2	102	LBEQ		5(6)	4
99	ADCA ORA		4	2	CA	ORB		2	2	1028			5(6) 5(6)	4
9A 9B	ADDA		4	2	CB	ADDB		2 3	3	1029		1 1	5(6)	4
9C	CMPX	1	6	2	CC	LDD	1 1	.,	٦	1021	1 :	1 1	5(6)	4
9D	JSR		7 5	2 2	CD	LDU	Immed	3	3	1020		1 1	5(6)	4
9E 9F	LDX STX	Direct	5	2	CF	•	1			1021 102		1 1	5(6) 5(6)	4
95	317	B.1001		1	-	CURR	Direct	4	2	1	· -	Relative	5(6)	4
A0	SUBA	Indexed	4+	2+	D0 D1	SUBB	Direct	4	2			Inherent	20	2
A1	CMPA	1 1	4+	2+	D2	SBCB		4	2	108		Immed	5	4
A2 A3	SBCA SUBD		6+	2+	D3	ADDD	1 1	6	2	108		Immed	4	4
A4	ANDA		4+	2+	D4	ANDB	1 1	4	2 2	108 109		Direct	7	1 3
A 5	BITA	1 1	4+	2+	D5	BITB LDB	1	4	2	109		1	7	3
A6	LDA	1 1	4+	2+	D6	STB	1 1	4	2	109		D: +	6	
A7 A8	STA EORA		4+	2+	D8	EORB	1 1	4	2	109		Direct Indexed	6 7+	3
AO A9	ADCA		4+	2+	D9	ADCB		4	2 2	10A		indexed	7+	3
AA	ORA		4+		DA	ORB ADDB		4		10A	* 1	1 1	6+	1 -
AB	ADDA		4+ 6+		DB	LDD	1 1	5	1 2	10/	F STY	Indexed	6+	3
AC AD	CMPX JSR		7+		DD	STD		5				Extended	8 8	1
AE	LDX	\	5+	2+	DE	LDU	Direct	5					7	1
AF	STX	Indexed	5+	2+	DF	STU	Direct	1-		 10€	F STY	Extended		4
В0	SUBA	Extende	d 5	3	E0	SUBB	Indexed	4			E LDS	Immed Direct	6	
B1	CMPA	-	5	3	E1	CMPB	1 1	4				Direct	6	
B2	SBCA		5	3	E2	SBCB ADDD		6				Indexad	1 -	
В3	SUBD		7 5	3	E4	ANDB		4	+ 2	+ 108	FSTS	Indexed		
B4	ANDA BITA		5	3	E5	BITB		A				Extended		
B5 B6	LDA		5	3	E6	LDB		4				Extended Inherent		
B7	STA	1 1	5		E7	STB EORB		4		+ 11:		Immed	5	
B8	EORA		5	3	E8 E9	ADCB		4		+ 11		Immed	5	
B9	ADCA ORA	1 1	5	3		ORB	1 1	4		+ 11		Direct	7 7	
BA BB	ADDA		5	3				5	1 -	+ 11		Direct Indexed	. 1	
BC	CMPX		7				1 1	5			C CMPS	Indexed	l 7⊣	⊦ 3
BD	JSR	1 1	8	_		1	1	5	+ 2	+ 11	33 CMPU	Extende		
BE BF	LDX	Extende					Indexed	5	+ 2	+ 11	BC CMPS	Extende	d 8	
Di	JIA			Ì	<u>-</u>	SUBB	Extended	7	5	3				
					→ F0		LATORIGO		5	3			1	
					F2	SBCB			-	3				
					F3	ADDD			7	3				
					F4					3				
1					F5				5	3			- 1	
1					F				5	3				
N.	te : All unuse	d oncodes	are b	oth	F	B EORB			5	3	1		- }	
NO	undefined	and illega	ıl.		F				5	3			1	1
	3,,30,,,100				F/		Extende		5	3				
1					F		Extende		6	3				
1					FI		1		6	3			1	
1					F	LDU	_		6	3				
1					FI	F STU	Extende	- A I	6	.3 (1	1		

- Number of MPU cycles (less possible push pull or indexed-mode cycles)
- # Number of program bytes
- Denotes unused opcode

							Ad	dress	sing	Mo	des										ړ	1	0
nstruction	Forms	lmn	ned	iate		Dire	ct	In	dex	ed	Ext	end	ed	In	nere	nt	-	Description	\dashv	-+		<u>'</u>	С
		Ор	~	#	O	p -	#	Ор	-	#	Ор	-	#	Ор		#	4-		-	-	-	•	•
вх						_	_			_				3A	3	1	╁	B + X → X (Unsigned)			1		1
DC	ADCA ADCB	89 C9	2 2	2 2			2 2	A9 E9	4 + 4 +	2+	B9 F9	5 5	3]	A + M + C → A B + M + C → B		1	-	1	1
ADD	ADDA ADDB	88 CB C3		2	D		2	EB	4 +	2 + 2 + 2 +	BB FB F3	5 5 7	3 3 3				1	A + M → A B + M → B D + M:M + 1 → D	•	1	1	1	i
AND	ADDD ANDA ANDB	84 C4	2 2	2	9	4 4	2	+-	4 +	2+	B4	5 5	3				- 1	$\begin{array}{c} A \ \Lambda \ M \ \rightarrow \ A \\ B \ \Lambda \ M \ \rightarrow \ B \\ CC \ \Lambda \ IMM \ \rightarrow \ CC \end{array}$:	;	1	0	7
ASL	ASLA ASLB	10	3		+	08 6		68	6-	121	78	7	3	48 58				A B C D7 D0 0	8 8 8	1111	1	1	
ASR	ASL ASRA ASRB	-	+	+	1			2 67		1			3	47 57			1	A B b ₇ b ₇ c	8 8 8	11	1		
BIT	BITA BITB	85 C			2 9	95	4 3	2 A	5 4	+ 2 + 2	+ B5	5 5						Bit Test A (M Λ A) Bit Test B (M Λ B)	:	1 '		+)
CLR	CLRA CLRB CLR					0F	6	2 6	F 6	+ 2	+ 71	7	3	41			1	0 · A 0 · B 0 · M		C) [1 1	0
СМР	CMPA CMPB CMPD		:1	2	2	D1	4	2 E	1 14	+ 2 + 2 + 3	+ F	1 5	i 3	333				Compare M from A Compare M from B Compare M:M + 1 from D	8	3 1		i [
	CMPS	8	3 1 1C	5	4	93 11 9C	7	3 1 A	C	+ 3	B	1 8 C	- 1	4				Compare M:M + 1 from S Compare M:M + 1 from U	- [•	•		1
	CMPU CMPX CMPY	8	133 3C 10	5 4 5	3 4	93 9C 10 9C	7 6 7	2 4	13 C	+ 3	+ B + 1	3 C	7	3 4				Compare M:M + 1 from X Compare M:M + 1 from Y	- 1	•			1
СОМ	COMA	- }	3C			03	6	+	_	3+1	2+ 7	1	7			2	1 1				:		0 0 0
	COM		30	≥ 2 0	,	-		-		_	_	+			7			CC ∧ IMM → Wait for interrupt	_	\downarrow		-	
CWAI			30	<i></i>	٠	-		\dashv	_	_	+	1	1	1	19	2	1	Decimal adjust A	_	-	1	1	0
DAA :	DECA DECB					OA	6	2	6A	6+	2+	7A	7	3	4A 5A	2	1	1			1	1 1	1 1
EOR	EORA EORB		88 C8	2 2	2 2	98	4	2	AR	4+	2+2+	B8	5	3 3				A VM·A B VM·B	_	•	1	1	0
EXG	R1, R2		1E	8	2											_	1	R1 · R2 ¹		•	•	1	-
INC	INCA INCB INC					oc	6	2	6C	6+	2+	7C	7	3	4C 5C	2 2		1 A + 1 · A 1 B + 1 · B M + 1 · M			į	1	
JMP				1	T	0E	3	2	6E	3+	2+	7E	4	3	_	-	1	EA ³ · PC		<u>•</u>	•	+-	╁
JSR	_			1	T	90	7	2	ΑD	7 +	2+	ВD	8	3	_	_	1	Jump to subroutine		-	+	+	+
LD	LDA LDB LDD LDS		86 C6 C0	3 3	13		5 4		10	6+	2+ 2+ 2+ 3+	טון ן	5 5 6 7	3 3 4				M · A M · B M:M + 1 · D M:M + 1 · S					
·	LDU LDX LDY		CI CI 88	3 3 4		3 D 3 9 4 1	E 5 E 5 0 6	2 2	EE	5+ 5+ 6+	2+2+3+	IBE	6 7	3 3 4				M:M + 1 · U M:M + 1 · X M:M + 1 · Y					1

		l					Ad	dre	ssin	g M	lode	s												
nstruction	Forms	lmn	nedi	ate		Dire	ct	1	nde	xed	1	Exte	nde	d	Inh	ere	nt		Description		3	2		0
		Ор	-	#	Ор	_	#	Ot		1	# C)p	1	# (ρ	_	#			+	N	Z		C
EA	LEAS LEAU LEAX LEAY							33	3 4	+ 2 + 2 + 2 + 2	+								EA ³ → S EA ³ → U EA ³ → X			-	•	•
.SL	LSLA LSLB LSL				08	6	2	6	8 6	+ 2	+ 3	78	7		48 58	2	1		A B M C 6/1	•		1		1
.SR	LSRA LSRB LSR				04	6	2	6	4 6	+ 2	+	74	7		44 54	2 2	1		A B M 0 → □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	•	0 0	1	:	1
MUL	<u> </u>			T	T										3D	11	1		A × B → D (unsigned)	•	•	1	•	9
NEG	NEGA NEGB NEG				oc	0 6	2	2 6	0 6	+ 2	2+	70	7		40 50	2 2	1		$\overline{A} + 1 \rightarrow A$ $\overline{B} + 1 \rightarrow B$ $\overline{M} + 1 \rightarrow M$	8 8 8	1			
NOP		+	-	T	+	1	\top	\top							12	2	1		No operation	-	•	ŀ	•	ŀ
OR	ORA ORB ORCC	8A CA	. 2	2	2 9, 2 D.	A 4		2 A	A 4	+ 2	2+	BA FA	5	3	!			- 1	A V M → A B V M → B CC V IMM → CC	a	1		0 0 7	
PSH	PSHS PSHU	34	5+ 5+	3 2	2 2				1										Push registers on S stack Push registers on U stack	•	•		:	
PUL	PULS PULU	75	5+	3	2 2														Pull registers from S stack Pull registers from S stack		•	- 1	1	- 1
ROL	ROLA ROLB ROL				C	9	6	2	69	6 +	2+	79	7	3	49 59		1		A B M C C D/ DO DO	•	- 1			
ROR	RORA RORB ROR) 6	6	2	66	6+	2+	76	7	3	46 56			1	A B M c by bo		1			:
RTI		1	T												38	6/1	5	1	Return from interrupt		+	\perp	+	\downarrow
RTS		1	\top												39	5		1	Return from subroutine	-	+	•	• •	-+
SBC	SBCA SBCB	8 C		2 2			4 4	2 2	A2 E2	4 + 4 +	2+ 2+	B2 F2	5 5	3	_				$A - M - C - A$ $B - M - C \rightarrow B$		3	+		1
SEX			T									_	_	-	10		2	1			+	\pm	+	0
ST	STA STB STD STS					97 D7 DD 10	4 4 5 6	2 2 2 3	A7 E7 ED 10 EF	4 + 4 + 5 + 6 +	2+ 2+ 2+ 3+	B7 F7 FD 10	5 6 7	3					A → M B → M D → M:M + 1 S → M:M + 1		•			000
	STU STX STY				- 1	DF DF 9F 10 9F	5 5 6	2 2 3	EF AF 10	5+	2+ 2+ 3+	FF	6 7	3	1				U · M:M + 1 X · M:M + 1 Y · M:M + 1	_			:	0 0
SUB	SUBA SUBB SUBD	- 10	30 20 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	I EO	14 +	2+2+2+	B(F(B() 5	3	.				A - M · A B - M · B D - M:M + 1 · D		8 8		1	1
SWI	SWI ⁴ SWI ²														3	ol: F	19	1 2	Software interrupt 2			•	•	:
	SWI34															1 3	20	1	Sultware interrupt 5					

Figure 18: Programming AID (continued)

							Ad	dres	sing	Мо	des								ļ			
Instruction	Forms	Imr	ned	iate	1	Direc	:t	In	dex	ed	Ex	tend	led	In	here	nt	Description	5	3	2	1	0
111311 4011011		Ор	_	#	Ор	-	#	Ор	~	#	Ор	~	#	Ор	_	#		Н	N	z	V	c
SYNC		Ť												13	≥4	1	Synchronize to interrupt	ŀ	•	•	•	ŀ
TFR	R1, R2	1F	6	2		_			Г								R1 → R2 ²	•	•	•	ŀ	ŀ
тѕт	TSTA TSTB TST				0D	6	2	6D	6+	2+	7D	7	3	4D 5D		1	Test A Test B Test M	•	1	:::::	0	

Note 1: This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEDEX ADDRESSING MODE table, Table 2.

Note 2: R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP The 16 bit registers are: X, Y, U, S, D, PC.

Note 3: EA is the effective address.

Note 4: The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.

Note 5:5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).

Note 6: SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.

Note 7: Conditions Codes set as a direct reseult of the instruction.

Note 8: Vaue of half-carry flag is undefined.

Note 9: Special Case - Carry set if b7 is SET.

Legend:

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles Number of Program Bytes
- Arithmetic Plus **Arithmetic Minus**
- Multiply

- Complement of M
- Transfer Into
- Half-carry (from bit 3) Negative (sign byte)
- Zero result
- Overflow, 2's complement
- Carry from ALU

- Test and set if true, cleared otherwise
- Not Affected
- Condition Code Register
- Concatenation
- Logical or
- Logical and
- Logical Exclusive or

Figure 18: Programming AID (continued).

Branch Instructions

	_	Add M	ress lode		Description					
Instruction	Forms	Re	lati	ve	Description	5	3	2	1	0
		Ор	~ 5	#		н	N	Z	٧	С
BCC	BCC	24 10 24	3 5(6)	2	Branch C = 0 Long branch C = 0	•	•	•	:	:
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C = 1 Long branch C = 1	:	•	:	:	
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z = 1 Long branch Z = 0	:	:	:	:	<u>:</u>
BGE	BGE LBGE	2C 10 2C	3 5(6)	2	Branch ≥ Zero Long branch ≥ Zero	:	:	:	:	
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch > Zero Long branch > Zero	:	:	:	:	,
вні	BHI LBHI	22 10 22	3 5(6)	2	Branch higher Long branch higher	:	•	:		
внѕ	BHS LBHS	24 10 24		2	Branch higher or same Long branch higher or same	:	:	:	!	
BLE	BLE LBLE	2F 10 2F	5(6)	2 4	Branch ≤ Zero Long branch ≤ Zero	:	:			
BLO	BLO LBLO	25 10 25	5(6)	2	Branch lower Long branch lower	:				

Branch Instructions (Continued)

nstruction	Forms		res lode	es		Description	5 H	3 N	2 Z	1 V	-	
		Ор	~ 5	#				ι 1/1	-			_
BLS	BLS LBLS	23 10 23	3 5(6	2 4	E	Branch Lower or Same Long branch Lower or Same	•	•	•	•	•	
BLT	BLT LBLT	2D 10 2D	5(6	5) 2	2 (Branch < Zero Long branch < Zero	•	•	•	•	-	•
ВМІ	BMI LBMI	2B 10 2B	5(0		2	Branch minus Long branch < Minus	•	•	•	•	-	•
BNE	BNE LBNE	26 10 26	150	6)		Branch $Z = 0$ Long branch $Z \neq 0$	٠	•	•	•		•
BPL	BPL LBPL	2/ 10 2/) 5	3 (6)		Branch plus Long branch plus	•	•	1	• •	'	-
BRA	BRA LBRA	20		3 5	2 3	Branch always Long branch always		. .	+	•		
BRN	BRN LBRN	2	0	3 5	2	Branch never Long branch never	-	•	•		•	
BSR	BSR LBSR		D 7	7 9	2	Branch to subroutine Long branch to subroutine	-	•			<u>:</u>	1
BVC	BVC	- 11	28 10 28	3 5(6)	2 4	Branch V = 0 Long branch V = 0		٥	•	•	•	
BVS	BVS LBVS	-	29	3 5(6)	2	Branch V = 1 Long branch V = 1		-			:	

Simple branches

	OP	-	#
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

Simple conditional branches (Notes 1-4)

Test	True	OP	Faise	OP
	BMI	2B	BPL	2A
N = 1	BEQ	27	BNE	26
Z = 1	BVS	29	BVC	28
V = 1 C = 1	BCS	25	BCC	24

Unsigned condtional branches (Notes 1-4)

Ouziduea con	GLIGHT	•		
Test	True	OP	False	OP
	BHI	22	BLS	23
t > m t > w	BHS	24	BLO	25
(= m	BEQ	27	BNE	26
r ≤ m	BLS	23	BHI	22
r < m	BLO	25	внѕ	24

Signed conditional branches (Notes 1-4)

Test	True	OP	False	OP
t > m t = m t > m t > m	BGT BGE BEQ BLE BLT	2E 2C 27 2F 2D	BLE BLT BNF BGT BGE	2F 2D 26 2E 2C

Note 1: All conditional branches have both short and long variations.

Note 2: All short branches are two bytes and require three cycles.

Note 3: All conditional long branches are formed by prefixing the short opcode with \$10 and using a 16-bit destination offset.

Note 4: All conditional long branches require four bytes and six cycles if the branch is taken or five if the branch is not taken.


Note 5: 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

Indexed addressing modes


		Non indirect				Indi	ndirect		
Туре	Forms	Assembler Postbyte form opcode			+	Assembler form	Postbyte opcode	+	+
Constant offset from R	No offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
Oblistant Ottost	5-bit offset	n, R	0RRnnnnn	1	0	defaults	to 8-bit	L	
	8-bit offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-bit offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
A consider offset from B	A register offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
Accumulator offset from R	B register offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D register offset	D, R	1RR01011	4	0	(D, R)	1RR11011	7	0
A 1 in a set idearament P	Increment by 1	,R+	1RR00000	2	0	not allowed			L
Auto increment/decrement R	Increment by 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement by 1	, – R	1RR00010	2	2 0 not allowed		llowed		
	Decrement by 2	,R	1RR00011	3	0	[n,R]	1RR10011	6	0
The state of the s	8-bit offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
Constant offset from PC	16-bit offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	7 0 6 0 6 0 4 1 8 2	2
	16-bit address			\dagger	op	[n]	10011111	5	, 2
Extended indirect	10-Dit addiess	I .							


Indexed addressing postbyte register bit assignments

	Pos	itby	te r	egis	ter	bit		Indexed addressing mode		
7	6	5	4	3	2	1	0	III doxed a design of the second of the seco		
0	R	R	х	x	х	x	х	EA = ,R + 5 bit offset		
1	R	R	0	0	0	0	0	,R +		
1	R	R	i	0	0	0	1	,R + +		
1	R	R	0	0	0	1	0	,- R		
1	R	R	i	0	0	1	1	, R		
1	R	R	i	0	1	0	0	EA = ,R + 0 offset		
1	R	R	i	0	1	0	1	EA = ,R + ACCB offset		
1	R	R	i	0	1	1	0	EA = ,R + ACCA offset		
1	R	R	i	1	0	0	0	EA = ,R + 8 bit offset		
1	R	R	i	1	0	0	1	EA = ,R + 16 bit offset		
1	R	R	i	1	0	1	1	EA = ,R + D offset		
1	×	×	i	1	1	0	0	EA = ,PC + 8 bit offset		
1	×	×	i	1	1	0	1	EA = ,PC + 16 bit offset		
1	R	R	1	1	1	1	1	EA = [,Address]		



R = X, Y, U or Sx = don't care RR: 00 = X 01 = Y 10 = U 11 = S





7 - PREPARATION FOR DELIVERY

7.1 · Packaging

Microcircuit are prepared for delivery in accordance with MIL-M-38510 or CECC 90000.


TMS offers a certificate of compliance with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 or CECC 90000 and guarantying the parameters are tested at extreme temperatures for the entire temperature range.


MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input proctection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipement, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50 %, if practical.


9 - PACKAGE MECHANICAL DATA


9.1 - DiL 40: Ceramic Cerdip package





9.2 - DIL 40: Ceramic Side Brazed package





10 - TERMINAL CONNECTIONS

10.1 · DIL 40 pin assignment

v _{SS} (•	40] HALT
NMI C	!	39	TSC
IRO C	3	38	LIC
FIRO (ļ.	37	RESET
BS C	5	36	AMVA [
BA E 6	3	35) o
vcc t	7	34	þΕ
A0 C 8	3	33	BUSY
A1 C	•	32	þR/₩
A2 [10	31	D00
A3 [11	30	וס נ
A4 [12	29	02
A5 C	13	28) D3
A6 [14	27	D D4
A7 [15	26	D D5
A8 [16	25	p De
A9 [17	24	7 ס
A IO C	18	23	A 15
AII	19	22) A14
A12 [20	21	D AI3

11 - ORDERING INFORMATION

11.1 · Hi-REL product


Commercial TMS Part-Number (see Note)	Norms	Package	Temperature range T _C (°C)	Frequency (MHz)	Drawing number
EF6809E-JMG/B*	NFC 96883 - Class G	DIL Cerdip	- 55 / + 125	1	Data-sheet
	NFC 96883 - Class G	DIL side brazed	- 55 / + 125	1	Data-sheet
EF6809E-CMG/B EF68A09E-JMG/B		DIL Cerdip	-55 / +125	1.5	Data-sheet
		DIL side brazed	- 55 / + 125	1.5	Data-sheet
Note: THOMSON On request only	COMPOSANTS MILITAIRI				

11.2 - Standard product

Commercial TMS Part-Number (see Note)	Norms	Package	Temperature range f _c (°C)	Frequency (MHz)	Drawing number
	TMS standard	DIL side brazed	-40 / +85	1	Data sheet
EF6809E-CV	TMS standard	Cerdip DIL	40 / +85	1	Data sheet
EF6809E-JV*	TMS standard	DIL side brazed	-40 / +85	1.5	Data sheet
EF68A09E-CV	TMS standard	Cerdip DIL	40 / +85	1.5	Data sheet
EF68A09E-JV*	TMS standard	Cerdip DIL	- 55 / + 125	1	Data sheet
EF6809E-JM*	TMS standard	Side brazed DIL	55 / + 125	1	Data sheet
EF6809E-CM	TMS standard	Cerdip DIL	- 55 / + 125	1.5	Data sheet
FF68A09E-JM*	TMS standard	Side brazed DIL	- 55 / + 125	1.5	Data sheet
	TMS standard	DIL side brazed	0 / + 70	1	Data sheet
EF6809E-C	TMS standard	Cerdip DIL	0 / +70	1	Data sheet
EF6809E-J*	TMS standard	DIL side brazed	0 / +70	1.5	Data sheet
FF68A09E-J*	TMS standard	Cerdip DIL	0 / + 70	1.5	Data sheet
	TMS standard	DIL side brazed	0 / +70	2	Data sheet
EF68B09E-J*	TMS standard	Cerdip DIL	0 / +70	2	Data sheet

Note: THOMSON COMPOSANTS MILITAIRES ET SPATIAUX.

On request only.



Information furnished is believed to be accurate and reliable. However THOMSON COMPOSANTS MILITAIRES ET SPATIAUX assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of THOMSON COMPOSANTS MILITAIRES ET SPATIAUX. Specifications mentioned in under any patent or patent rights of THOMSON COMPOSANTS MILITAIRES ET SPATIAUX. this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. THOMSON COMPOSANTS MILITAIRES ET SPATIAUX products are not authorized for use as critical previously supplied, thomson commonates militarities at oracle approval from THOMSON COMPOSANTS components in life support devices or systems without express written approval from THOMSON COMPOSANTS components in the support devices or systems without express written approval from France - All rights MILITAIRES ET SPATIAUX - Printed in France - All rights

This product is manufactured and commercialized by THOMSON COMPOSANTS MILITAIRES ET SPATIAUX -

For further information please contact: THOMSON COMPONENTS AND TUBES CORPORATION - 40G Commerce Way -TOTOWA - NEW JERSEY 07511 / Tel : (201) 812-9000 / Fax : (201) 812-9050.