

September 2000

# FQB33N10L / FQI33N10L

#### 100V LOGIC N-Channel MOSFET


### **General Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

#### **Features**

- 33A, 100V,  $R_{DS(on)} = 0.052\Omega$  @ $V_{GS} = 10 \text{ V}$
- Low gate charge (typical 30 nC)
- · Low Crss (typical 70 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



## Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQB33N10L / FQI33N10L	Units	
V <sub>DSS</sub>	Drain-Source Voltage		100	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C	C)	33	Α	
	- Continuous (T <sub>C</sub> = 100°	°C)	23	Α	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	132	Α	
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	430	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	33	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	12.7	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> = 25°C) *		3.75	W	
	Power Dissipation (T <sub>C</sub> = 25°C)		127	W	
	- Derate above 25°C		0.85	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

## **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.18	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Off Cha	aracteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		100			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to	o 25°C		0.09		V/°C
I <sub>DSS</sub>	Zara Cata Valtaga Drain Current	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			-	1	μΑ
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, T <sub>C</sub> = 150°C				10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V				100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			1	-100	nA
On Cha	aracteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1.0		2.0	V
R <sub>DS(on)</sub>	Static Drain-Source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16.5 A			0.039	0.052	
DO(OII)	On-Resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 16.5 A			0.043		Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 30 \text{ V}, I_{D} = 16.5 \text{ A}$	(Note 4)		27		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			1250 305 70	1630 400 90	pF pF pF
Switchi	ing Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD}$ = 50 V, $I_{D}$ = 33 A, $R_{G}$ = 25 $\Omega$ (Note 4, 5)			17	45	ns
t <sub>r</sub>	Turn-On Rise Time				470	950	ns
t <sub>d(off)</sub>	Turn-Off Delay Time				70	150	ns
t <sub>f</sub>	Turn-Off Fall Time				120	250	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 80 V, I <sub>D</sub> = 33 A,			30	40	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 5 \text{ V}$			4.7		nC
Q <sub>gd</sub>	Gate-Drain Charge	(1	Note 4, 5)		16		nC
Drain-S	Source Diode Characteristics ar	nd Maximum Ratings					
I <sub>S</sub>	Maximum Continuous Drain-Source Dic		(Note 6)			33	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current					132	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 33 A				1.5	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{S} = 33 \text{ A},$			90		ns

- $\label{eq:Notes:Notes:Notes:1} \begin{tabular}{ll} \textbf{Notes:} \\ \textbf{1.} & \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature} \\ \textbf{2.} & \textbf{L} = \textbf{0.59mH,} & \textbf{I}_{AS} = 33A, \textbf{V}_{DD} = 25V, \textbf{R}_{G} = 25 \, \Omega, \textbf{Starting} & \textbf{T}_{J} = 25^{\circ} \textbf{C} \\ \textbf{3.} & \textbf{I}_{SD} \leq 33A, \textbf{di/dt} \leq 300A/\mu s, \textbf{V}_{DD} \leq \textbf{BV}_{DSS}, \textbf{Starting} & \textbf{T}_{J} = 25^{\circ} \textbf{C} \\ \textbf{4.} & \textbf{Pulse Test: Pulse width} \leq 300\mu s, \textbf{Duty cycle} \leq 2\% \\ \textbf{5.} & \textbf{Essentially independent of operating temperature} \\ \end{tabular}$

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

# Typical Characteristics (Continued)







Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, September 2000


## **Gate Charge Test Circuit & Waveform**




#### **Resistive Switching Test Circuit & Waveforms**





## **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms











©2000 Fairchild Semiconductor International Rev. A, September 2000





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>™</sup> FASTr<sup>™</sup> QFET<sup>™</sup> VCX<sup>™</sup>

Bottomless<sup>™</sup> GlobalOptoisolator<sup>™</sup> QS<sup>™</sup>

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E<sup>2</sup>CMOS™ MICROWIRE™ SuperSOT™-6 EnSigna™ OPTOLOGIC™ SuperSOT™-8 FACT™ OPTOPLANAR™ SvncFET™  $POP^{TM}$ FACT Quiet Series™ TinyLogic™

FAST<sup>®</sup> PowerTrench<sup>®</sup> UHC<sup>™</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.


2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. F1



### Features

- 33A, 100V,  $R_{DS(on)} = 0.052\Omega$  @ $V_{GS} = 10 \text{ V}$
- Low gate charge (typical 30 nC)
- Low Crss (typical 70 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating

### back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQB33N10LTM	Full Production	\$0.83	TO-263(D2PAK)	2	TAPE REEL

<sup>\* 1,000</sup> piece Budgetary Pricing

# back to top

# Models

Package & leads	Condition	Temperature range	Software version	<b>Revision date</b>
PSPICE				
TO-263(D2PAK)-2	Electrical/Thermal	-55°C to 175°C	9.2	Jul 11, 2001

# back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor