



KERSEMI

PD - 91364B

IRFR/U3910



HEXFET® Power MOSFET

- Ultra Low On-Resistance
- Surface Mount (IRFR3910)
- Straight Lead (IRFU3910)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	16	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	12	
I_{DM}	Pulsed Drain Current ①⑥	60	
$P_D @ T_C = 25^\circ C$	Power Dissipation	79	W
	Linear Derating Factor	0.53	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②⑥	150	mJ
I_{AR}	Avalanche Current ①⑥	9.0	A
E_{AR}	Repetitive Avalanche Energy ①⑥	7.9	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	
T_{STG}	Storage Temperature Range		$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance


	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.9	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) **	—	50	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	—	110	

IRFR/U3910

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.12	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.115	—	$V_{\text{GS}} = 10\text{V}$, $I_D = 10\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$
g_{fs}	Forward Transconductance	6.4	—	—	S	$V_{\text{DS}} = 50\text{V}$, $I_D = 9.0\text{A}$ ⑥
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{\text{DS}} = 100\text{V}$, $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 80\text{V}$, $V_{\text{GS}} = 0\text{V}$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	—	44	nC	$I_D = 9.0\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	6.2		$V_{\text{DS}} = 80\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	21		$V_{\text{GS}} = 10\text{V}$, See Fig. 6 and 13 ④⑥
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	6.4	—	ns	$V_{\text{DD}} = 50\text{V}$
t_r	Rise Time	—	27	—		$I_D = 9.0\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	37	—		$R_G = 12\Omega$
t_f	Fall Time	—	25	—		$R_D = 5.5\Omega$, See Fig. 10 ④⑥
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ⑤
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	640	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	160	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	88	—		$f = 1.0\text{MHz}$, See Fig. 5 ⑥

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	16	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①⑥	—	—	60		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$, $I_s = 9.0\text{A}$, $V_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	130	190	ns	$T_J = 25^\circ\text{C}$, $I_F = 9.0\text{A}$
Q_{rr}	Reverse Recovery Charge	—	650	970	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② $V_{\text{DD}} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 3.1\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 9.0\text{A}$. (See Figure 12)
- ③ $I_{SD} \leq 9.0\text{A}$, $dI/dt \leq 520\text{A}/\mu\text{s}$, $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$
- ⑤ This is applied for I-PAK, L_s of D-PAK is measured between lead and center of die contact
- ⑥ Uses IRF530N data and test conditions



KERSEMI

IRFR/U3910




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

IRFR/U3910




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area



KERSEMI

IRFR/U3910




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFR/U3910




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit



KERSEMI

IRFR/U3910

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS




KERSEMI

IRFR/U3910

Package Outline

TO-252AA Outline


Dimensions are shown in millimeters (inches)



Part Marking Information

TO-252AA (D-PARK)

EXAMPLE: THIS IS AN IRFR120
WITH ASSEMBLY
LOT CODE 9U1P






KERSEMI

IRFR/U3910

Package Outline

TO-251AA Outline


Dimensions are shown in millimeters (inches)



Part Marking Information

TO-251AA (I-PARK)

EXAMPLE : THIS IS AN IRFU120
WITH ASSEMBLY
LOT CODE 9U1P






KERSEMI

IRFR/U3910


Tape & Reel Information

TO-252AA



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.