

L6599AT

Improved high-voltage resonant controller

Features

- 50% duty cycle, variable frequency control of resonant half-bridge
- High-accuracy oscillator
- Up to 500 kHz operating frequency
- Two-level OCP: frequency-shift and latched shutdown
- Interface with PFC controller
- Latched disable input
- Burst-mode operation at light load
- Input for power-ON/OFF sequencing or brownout protection
- Non-linear soft-start for monotonic output voltage rise
- 600 V-rail compatible high-side gate driver with integrated bootstrap diode and high dv/dt immunity
- -300/700 mA high-side and low-side gate drivers with UVLO pull-down
- DIP16, SO16N package
- Guaranteed for extreme temperature ranges


Applications

- Street lighting
- LCD and PDP TVs
- Desktop PCs, entry-level servers
- Telecom SMPS
- High efficiency industrial SMPS
- AC-DC adapters, open frame SMPS

Table 1.Device summary

Order codes	Package	Packaging
L6599ATD	SO16N	Tube
L6599ATDTR	SO16N	Tape and reel
L6599ATN	DIP16	Tube

October 2009



Contents

1	Device description							
2	Block	diagram	4					
3	Pin co	Pin connection						
4	Electr	rical data	8					
	4.1	Absolute maximum ratings	8					
	4.2	Thermal data	8					
5	Electr	rical characteristics	9					
6	Appli	cation information	2					
	6.1	Oscillator 1	3					
	6.2	Operation at no load or very light load 1	5					
	6.3	Soft-start 1	8					
	6.4	Current sense, OCP and OLP 1	9					
	6.5	Latched shutdown 2	3					
	6.6	Line sensing function 2	3					
	6.7	Bootstrap section 2	5					
7	Packa	age mechanical data 2	8					
8	Revis	ion history	0					



1 Device description

The L6599AT is a temperature-extended version of the L6599A. It is a double-ended controller specifically designed for the series-resonant half-bridge topology. It provides a 50% complementary duty cycle: the high-side switch and the low-side switch are driven ON/OFF at 180° out-of-phase for exactly the same time interval. Output voltage regulation is obtained by modulating the operating frequency. A fixed dead-time inserted between the turn-off of one switch and the turn-on of the other guarantees soft-switching and enables high-frequency operation.

To drive the high-side switch using the bootstrap approach, the IC incorporates a high-voltage floating structure capable of withstanding more than 600 V with a synchronousdriven high-voltage DMOS that replaces the external fast-recovery bootstrap diode.

The IC enables the designer to set the operating frequency range of the converter by means of an externally programmable oscillator.

At start-up, to prevent uncontrolled inrush current, the switching frequency starts from a programmable maximum value and progressively decays until it reaches the steady-state value determined by the control loop. This frequency shift is non linear to minimize output voltage overshoots; its duration is programmable as well.

At light load the IC may enter a controlled burst-mode operation that keeps the converter input consumption to a minimum.


The device's functions include a not-latched active-low disable input with current hysteresis suitable for power sequencing or for brownout protection, a current sense input for OCP with frequency shift and delayed shutdown with automatic restart. A higher level OCP latches off the IC if the first-level protection is not sufficient to control the primary current. Their combination offers complete protection against overload and short-circuits. An additional latched disable input (DIS) allows easy implementation of OTP and/or OVP.

An interface with the PFC controller is provided that enables the switching off of the preregulator during fault conditions, such as OCP shutdown and DIS high, or during burstmode operation.



2 Block diagram







3 Pin connection

Figure 2.	Pin connection	(top view)
i iguio Ei		(100 11011)

r r		\ /I	
Css 🗌	1	16 🛛 VBOOT	
DELAY	2	15 🛛 HVG	
CF 🗌	3	14 🗍 OUT	
RFmin 🗌	4	13 🗍 N.C.	
STBY 🗌	5	12 🛛 Vcc	
	6	11 🛛 LVG	
	7	10 🗍 GND	
DIS 🗌	8	9 PFC_STOP	
			AM01129v1

Table 2.	Pin description
----------	-----------------

Pin n°	Туре	Function
1	Css	Soft-start. This pin connects an external capacitor to GND and a resistor to RFmin (pin 4) that set both the maximum oscillator frequency and the time constant for the frequency shift that occurs as the chip starts up (soft-start). An internal switch discharges this capacitor every time the chip turns off (Vcc < UVLO, LINE < 1.24 V or > 6 V, DIS > 1.85 V, ISEN > 1.5 V, DELAY > 2 V) to make sure it is soft-started next, and when the voltage on the current sense pin (ISEN) exceeds 0.8 V, as long as it stays above 0.75 V.
2	DELAY	Delayed shutdown upon overcurrent. A capacitor and a resistor are connected from this pin to GND to set the maximum duration of an overcurrent condition before the IC stops switching and the delay after which the IC restarts switching. Every time the voltage on the ISEN pin exceeds 0.8 V the capacitor is charged by an internal 150 μ A current generator and is slowly discharged by the external resistor. If the voltage on the pin reaches 2 V, the soft start capacitor is completely discharged so that the switching frequency is pushed to its maximum value and the 150 μ A is kept always on. As the voltage on the pin exceeds 3.5 V the IC stops switching and the internal generator is turned off, so that the voltage on the pin decays because of the external resistor. The IC is soft-restarted as the voltage drops below 0.3 V. In this way, under short-circuit conditions, the converter works intermittently with very low input average power.
3	CF	Timing capacitor. A capacitor connected from this pin to GND is charged and discharged by internal current generators programmed by the external network connected to pin 4 (RFmin) and determines the switching frequency of the converter.



Table 2.	Table 2. Pin description (continued)			
Pin n°	Туре	Function		
4	RFmin	Minimum oscillator frequency setting. This pin provides a precise 2 V reference and a resistor connected from this pin to GND defines a current that is used to set the minimum oscillator frequency. To close the feedback loop that regulates the converter output voltage by modulating the oscillator frequency, the phototransistor of an optocoupler is connected to this pin through a resistor. The value of this resistor sets the maximum operating frequency. An R-C series connected from this pin to GND sets frequency shift at start-up to prevent excessive energy inrush (soft-start).		
5	STBY	Burst-mode operation threshold. The pin senses some voltage related to the feedback control, which is compared to an internal reference (1.24 V). If the voltage on the pin is lower than the reference, the IC enters an idle state and its quiescent current is reduced. The chip restarts switching as the voltage exceeds the reference by 50 mV. Soft-start is not invoked. This function realizes burst-mode operation when the load falls below a level that can be programmed by properly choosing the resistor connecting the optocoupler to pin RFmin (see block diagram). Tie the pin to RFmin if burst-mode is not used.		
6	ISEN	Current sense input. The pin senses the primary current though a sense resistor or a capacitive divider for lossless sensing. This input is not intended for a cycle-by-cycle control; hence the voltage signal must be filtered to get average current information. As the voltage exceeds a 0.8 V threshold (with 50 mV hysteresis), the soft-start capacitor connected to pin 1 is internally discharged: the frequency increases hence limiting the power throughput. Under output short-circuit, this normally results in a nearly constant peak primary current. This condition is allowed for a maximum time set at pin 2. If the current keeps on building up despite this frequency increase, a second comparator referenced at 1.5 V latches the device off and brings its consumption almost to a "before start-up" level. The information is latched and it is necessary to recycle the supply voltage of the IC to enable it to restart: the latch is removed as the voltage on the Vcc pin goes below the UVLO threshold. Tie the pin to GND if the function is not used.		
7	LINE	Line sensing input. The pin is to be connected to the high-voltage input bus with a resistor divider to perform either AC or DC (in systems with PFC) brownout protection. A voltage below 1.24 V shuts down (not latched) the IC, lowers its consumption and discharges the soft-start capacitor. IC's operation is re-enabled (soft-started) as the voltage exceeds 1.24 V. The comparator is provided with current hysteresis: an internal 13 μ A current generator is ON as long as the voltage applied at the pin is below 1.24 V and is OFF if this value is exceeded. Bypass the pin with a capacitor to GND to reduce noise pick-up. The voltage on the pin is top-limited by an internal zener. Activating the zener causes the IC to shut down (not latched). Bias the pin between 1.24 and 6 V if the function is not used.		
8	DIS	Latched device shutdown. Internally the pin connects a comparator that, when the voltage on the pin exceeds 1.85V, shuts the IC down and brings its consumption almost to a "before start-up" level. The information is latched and it is necessary to recycle the supply voltage of the IC to enable it to restart: the latch is removed as the voltage on the Vcc pin goes below the UVLO threshold. Tie the pin to GND if the function is not used.		

 Table 2.
 Pin description (continued)



Pin n°	Туре	Function
9	PFC_STOP	Open-drain ON/OFF control of PFC controller. This pin, normally open, is intended for stopping the PFC controller, for protection purpose or during burst-mode operation. It goes low when the IC is shut down by DIS>1.85 V, ISEN > 1.5 V, LINE > 6 V and STBY<1.24 V. The pin is pulled low also when the voltage on pin DELAY exceeds 2 V and goes back open as the voltage falls below 0.3 V. During UVLO, it is open. Leave the pin unconnected if not used.
10	GND	Chip ground. Current return for both the low-side gate-drive current and the bias current of the IC. All of the ground connections of the bias components should be tied to a track going to this pin and kept separate from any pulsed current return.
11	LVG	Low-side gate-drive output. The driver is capable of 0.3 A min. source and 0.7 A min. sink peak current to drive the lower MOSFET of the half-bridge leg. The pin is actively pulled to GND during UVLO.
12	Vcc	Supply voltage of both the signal part of the IC and the low-side gate driver. Sometimes a small bypass capacitor (0.1 μ F typ.) to GND might be useful to get a clean bias voltage for the signal part of the IC.
13	N.C.	High-voltage spacer. The pin is not internally connected to isolate the high- voltage pin and ease compliance with safety regulations (creepage distance) on the PCB.
14	OUT	High-side gate-drive floating ground. Current return for the high-side gate- drive current. Layout carefully the connection of this pin to avoid too large spikes below ground.
15	HVG	High-side floating gate-drive output. The driver is capable of 0.3 A min. source and 0.7 A min. sink peak current to drive the upper MOSFET of the half-bridge leg. A resistor internally connected to pin 14 (OUT) ensures that the pin is not floating during UVLO.
16	VBOOT	High-side gate-drive floating supply Voltage. The bootstrap capacitor connected between this pin and pin 14 (OUT) is fed by an internal synchronous bootstrap diode driven in-phase with the low-side gate-drive. This patented structure replaces the normally used external diode.

 Table 2.
 Pin description (continued)



4 Electrical data

4.1 Absolute maximum ratings

Symbol	Pin	Parameter	Value	Unit
V _{BOOT}	16	Floating supply voltage	-1 to 618	V
V _{OUT}	14	Floating ground voltage	-3 to V _{BOOT} 18	V
dV _{OUT} /dt	14	Floating ground max. slew rate	50	V/ns
Vcc	12	IC supply voltage (Icc = 25 mA)	Self-limited	V
V_{PFC_STOP}	9	Maximum voltage (pin open)	-0.3 to Vcc	V
I _{PFC_STOP}	9	Maximum sink current (pin low)	Self-limited	А
V _{LINEmax}	7	Maximum pin voltage (Ipin ≤ 1 mA)	Self-limited	V
I _{RFmin}	4	Maximum source current	2	mA
	1 to 6, 8	Analog inputs & outputs	-0.3 to 5	V
Ptot		Power dissipation @T _A = 70 °C (DIP16)	1	W
		Power dissipation @T _A = 50 °C (SO16)	0.83	
Tj		Junction temperature operating range	-40 to 150	°C
Tstg		Storage temperature	-55 to 150	°C

Table 3. Absolute maximum rating

Note: ESD immunity for pins 14, 15 and 16 is guaranteed up to 900 V.

4.2 Thermal data

Table 4.Thermal data

Symbol	Parameter	Value	Unit
Б	Max. thermal resistance junction-to-ambient (DIP16)	80	°C/W
R _{th(JA)}	Max. thermal resistance junction-to-ambient (SO16)	120	°C/W



5 Electrical characteristics

 T_J = -40 to 125 °C, Vcc = 15 V, VB_{OOT} = 15 V, C_{HVG} = C_{LVG} = 1 nF; CF = 470 pF; R_{RFmin} = 12 kΩ; unless otherwise specified

Electrical characterist	ICS				
Parameter	Test condition	Min.	Тур.	Max.	Unit
voltage					
Operating range	After device turn-on	8.85		16	V
Turn-on threshold	Voltage rising	10	10.7	11.4	V
Turn-off threshold	Voltage falling	7.45	8.15	8.85	V
Hysteresis			2.55		V
Vcc clamp voltage	Iclamp = 15 mA	16	17	17.9	V
irrent		•			
Start-up current	Before device turn-on Vcc = Vcc _{On} - 0.2 V		200	250	μA
Quiescent current	Device on, $V_{STBY} = 1 V$		1.5	2	mA
Operating current	Device on, $V_{STBY} = V_{RFmin}$		3.5	5	mA
Residual consumption	V_{DIS} > 1.85 V or V_{DELAY} > 3.5 V or V_{LINE} < 1.24 V or V_{LINE} = V_{clamp}		300	400	μA
floating gate-drive supply					
V _{BOOT} pin leakage current	V _{BOOT} = 580 V			5	μA
OUT pin leakage current	V _{OUT} = 562 V			5	μA
Synchronous bootstrap diode on-resistance	V _{LVG} = HIGH		150		Ω
ent comparator					
Input bias current	V _{ISEN} = 0 to V _{ISENdis}			-1	μA
Leading edge blanking	After V_{HVG} and V_{LVG} low-to-high transition		250		ns
Frequency shift threshold	Voltage rising ⁽¹⁾	0.76	0.8	0.84	V
Hysteresis	Voltage falling		50		mV
Latch off threshold	Voltage rising ⁽¹⁾	1.44	1.5	1.56	V
Delay to output			300	400	ns
ing					
Threshold voltage	Voltage rising or falling ⁽¹⁾	1.2	1.24	1.28	V
Current hysteresis	V _{LINE} = 1.1 V	10	13	16	μA
Clamp level	I _{LINE} = 1 mA	6		8	V
	ParametervoltageOperating rangeTurn-on thresholdTurn-off thresholdHysteresisVcc clamp voltagerrentStart-up currentQuiescent currentOperating currentOperating currentOperating currentOperating currentODEMainfloating gate-drive supplyVBOOT pin leakage currentOUT pin leakage currentOUT pin leakage currentSynchronous bootstrap diode on-resistanceInput bias currentLeading edge blankingFrequency shift thresholdHysteresisLatch off thresholdDelay to outputingThreshold voltageCurrent hysteresis	ParameterTest conditionvoltageOperating rangeAfter device turn-onTurn-on thresholdVoltage risingTurn-off thresholdVoltage fallingHysteresisIclamp = 15 mAVcc clamp voltageIclamp = 15 mArrentStart-up currentBefore device turn-on $Vcc = Vcc_{On}$ - 0.2 VQuiescent currentDevice on, $V_{STBY} = 1$ VOperating currentDevice on, $V_{STBY} = V_{RFmin}$ Residual consumption $V_{DIS} > 1.85$ V or $V_{DELAY} > 3.5$ V or $V_{LINE} < 1.24$ V or $V_{LINE} = V_{clamp}$ floating gate-drive supplyVBOOT pin leakage current $V_{BOOT} = 580$ VOUT pin leakage current $V_{OUT} = 562$ VSynchronous bootstrap diode on-resistance $V_{LVG} = HIGH$ ent comparatorInput bias current $V_{ISEN} = 0$ to $V_{ISENdis}$ Leading edge blankingAfter V_{HVG} and V_{LVG} low- to-high transitionFrequency shift thresholdVoltage rising (1)HysteresisVoltage rising (1)Delay to outputingThreshold voltageVoltage rising or falling (1)Current hysteresisVoltage rising or falling (1)Current hysteresisVoltage rising or falling (1)	ParameterTest conditionMin.voltageOperating rangeAfter device turn-on8.85Turn-on thresholdVoltage rising10Turn-off thresholdVoltage falling7.45HysteresisIVoc clamp voltageIclamp = 15 mA16rrentStart-up currentBefore device turn-on Vcc = VccOn- 0.2 VQuiescent currentDevice on, V _{STBY} = 1 V0Operating currentDevice on, V _{STBY} = V _{RFmin} 1Residual consumption $V_{DIS} > 1.85 V$ or $V_{DLAY} > 3.5 V$ or $V_{LINE} < 1.24 V$ or $V_{LINE} = V_{clamp}$ 1floating gate-drive supplyV0UT pin leakage current $V_{BOOT} = 580 V$ 1OUT pin leakage current $V_{DUT} = 562 V$ Synchronous bootstrap diode on-resistanceV1Input bias current $V_{ISEN} = 0$ to $V_{ISENdis}$ 11Leading edge blankingAfter V _{HVG} and V _{LVG} low- to-high transition0.761.24HysteresisVoltage rising (1)0.76HysteresisVoltage falling1.44Delay to output11.44Delay to output11.2Threshold voltageVoltage rising or falling (1)1.2Current hysteresisVoltage rising or falling (1)1.2	ParameterTest conditionMin.Typ.voltageOperating rangeAfter device turn-on8.85Turn-on thresholdVoltage rising1010.7Turn-off thresholdVoltage falling7.458.15Hysteresis2.552.552.55Vcc clamp voltageIclamp = 15 mA1617rrrentBefore device turn-on Vcc = VccOn- 0.2 V200Quiescent currentDevice on, V _{STBY} = 1 V1.5Operating currentDevice on, V _{STBY} = V V1.5Operating currentDevice on, V _{STBY} = V _{RFmin} 3.5Residual consumption $V_{DIS} > 1.85$ V or $V_{DELAY} > 3.5$ V or $V_{LINE} < 1.24$ V or $V_{LINE} = V_{clamp}$ 300floating gate-drive supplyV1VBOOT pin leakage current $V_{BOOT} = 580$ V1OUT pin leakage current $V_{UG} = HIGH$ 150ont comparatorInput bias current $V_{LSEN} = 0$ to $V_{ISENdis}$ 250Input bias currentVISEN = 0 to $V_{ISENdis}$ 250Input bias currentVISEN = 0 to $V_{ISENdis}$ 250Frequency shift thresholdVoltage rising (1)0.760.8HysteresisVoltage rising (1)1.441.5Delay to output300300ing11.441.51.2Current hysteresisVoltage rising or falling (1)1.21.24Current hysteresisVoltage rising or falling (1)1.21.24	ParameterTest conditionMin.Typ.Max.voltageOperating rangeAfter device turn-on8.8516Turn-on thresholdVoltage rising1010.711.4Turn-off thresholdVoltage falling7.458.158.85Hysteresis2.552.552.55Vcc clamp voltageIclamp = 15 mA161717.9rrentBefore device turn-on Vcc = Vccon- 0.2 V200250Quiescent currentDevice on, V _{STBY} = 1 V1.52Operating currentDevice on, V _{STBY} = V _{RFmin} 3.55Residual consumptionV _{DIS} > 1.85 V or V _{DELAY} > 3.5 V or V _{LINE} < 1.24 V or V _{LINE} = V _{clamp} 300400floating gate-drive supplyV _{BOOT} = 580 V55OUT pin leakage currentV _{BOOT} = 580 V55Synchronous bootstrap diode on-resistanceV _{LVG} = HIGH1505Input bias currentV _{ISEN} = 0 to V _{ISENdis} -1-1Leading edge blankingAfter V _{HVG} and V _{LVG} low- to-high transition25050Frequency shift thresholdVoltage rising (1)0.760.80.84HysteresisVoltage rising (1)1.441.51.56Delay to outputVoltage rising (1)1.441.51.26Intreshold voltageVoltage rising (1)1.441.5Input bias currentV _{ISEN} = 1.1 V101316

 Table 5.
 Electrical characteristics



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
DIS function	on			I		
I _{DIS}	Input bias current	V _{DIS} = 0 to Vth			-1	μA
Vth	Disable threshold	Voltage rising ⁽¹⁾	1.78	1.85	1.92	V
Oscillator						
D	Output duty cycle	Both HVG and LVG	48	50	52	%
f	Oscillation frequency		58.2	60	61.8	kHz
f _{osc}	Oscillation frequency	R _{RFmin} = 2.7 kΩ	240	250	260	KIIZ
Τ _D	Dead-time	Between HVG and LVG	0.2	0.3	0.4	μs
V _{CFp}	Peak value			3.9		V
V_{CFv}	Valley value			0.9		V
V	Voltago reference et pin 4	(1)	1.93	2	2.07	V
V _{REF}	Voltage reference at pin 4	I_REF = -2 mA ⁽¹⁾	1.8	2	2.2	V
K _M	Current mirroring ratio			1		A/A
PFC_STO	P function					
I _{leak}	High level leakage current	V _{PFC_STOP} =Vcc, V _{DIS} = 0 V			1	μA
RPFC_STOP	ON-state resistance	$I_{PFC_STOP} = 1 \text{ mA},$ VDIS = 1.5 V		130	200	Ω
VL	Low saturation level	$I_{PFC_STOP} = 1 \text{ mA},$ $V_{DIS} = 1.5 \text{ V}$			0.2	V
Soft-start	function					
I _{leak}	Open-state current	V(Css) = 2 V			0.5	μA
R	Discharge resistance	V _{ISEN} > V _{ISENx}		120		Ω
Standby fu	unction			•	•	
I _{DIS}	Input bias current	V _{DIS} = 0 to Vth			-1	μA
Vth	Disable threshold	Voltage falling ⁽¹⁾	1.2	1.24	1.28	V
Hys	Hysteresis	Voltage rising		50		mV
Delayed s	hutdown function			1	1	
I _{leak}	Open-state current	V(DELAY) = 0			0.5	μA
I _{CHARGE}	Charge current	V _{DELAY} = 1 V, V _{ISEN} = 0.85 V	100	150	200	μA
Vth ₁	Threshold for forced operation at max. frequency	Voltage rising ⁽¹⁾	1.98	2.05	2.12	V
Vth ₂	Shutdown threshold	Voltage rising ⁽¹⁾	3.35	3.5	3.65	V

 Table 5.
 Electrical characteristics (continued)





Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
Vth ₃	Restart threshold	Voltage falling ⁽¹⁾	0.30	0.33	0.36	V	
Low-side	gate driver (voltages refe	erred to GND)					
V _{LVGL}	Output low voltage	I _{sink} = 200 mA			1.8	V	
V _{LVGH}	Output high voltage	I _{source} = 5 mA	12.8	13.3		V	
I _{sourcepk}	Peak source current		-0.3			Α	
I _{sinkpk}	Peak sink current		0.7			Α	
t _f	Fall time			30		ns	
t _r	Rise time			60		ns	
	UVLO saturation	Vcc= 0 to Vcc _{On} , $I_{sink} = 2 \text{ mA}$			1.1	V	
High-side	gate driver (voltages ref	erred to OUT)					
V _{LVGL}	Output low voltage	I _{sink} = 200 mA			1.8	V	
V _{LVGH}	Output high voltage	I _{source} = 5 mA	12.8	13.3		V	
I _{sourcepk}	Peak source current		-0.3			Α	
I _{sinkpk}	Peak sink current		0.7			А	
t _f	Fall time			30		ns	
t _r	Rise time			60		ns	
	HVG-OUT pull-down			25		kΩ	

 Table 5.
 Electrical characteristics (continued)

1. Values tracking each other



6 Application information

The L6599AT is an advanced double-ended controller specifically designed for resonant half-bridge topology (see *Figure 4.*). In these converters the switches (MOSFETs) of the half-bridge leg are alternately switched on and off (180° out-of-phase) for exactly the same time interval. This is commonly referred to as operation at "50% duty cycle", although the real duty cycle, that is the ratio of the on-time of either switch to the switching period, is actually less than 50%. The reason is that there is an internally fixed dead-time T_D inserted between the turn-off of either MOSFET and the turn-on of the other, where both MOSFETs are off. This dead- time is essential for the converter to work correctly; it ensures soft-switching and enable high-frequency operation with high efficiency and low EMI emissions.

To perform output voltage regulation of the converter, the device is capable of operating in different modes (*Figure 3*), depending on the load conditions:

- 1. Variable frequency at heavy and medium/light load. A relaxation oscillator (see *Section 6.1: Oscillator* for more details) generates a symmetrical triangular waveform, to which the MOSFETs' switching is locked. The frequency of this waveform is related to a current that is modulated by the feedback circuitry. As a result, the tank circuit driven by the half-bridge is stimulated at a frequency dictated by the feedback loop to keep the output voltage regulated, thus exploiting its frequency-dependent transfer characteristics.
- 2. Burst-mode control with no or very light load. When the load falls below a certain value, the converter enters a controlled intermittent operation, where a series of a few switching cycles at a nearly fixed frequency are spaced out by long idle periods where both MOSFETs are in an OFF-state. A further load decrease is translated into longer idle periods, and then into a reduction of the average switching frequency. When the converter is completely unloaded, the average switching frequency can go down to even a few hundred hertz, thus minimizing any magnetizing current losses as well as all frequency-related losses, and making it easier to comply with energy saving recommendations.




Figure 3. Multi-mode operation of the L6599AT






Figure 4. Typical system block diagram


6.1 Oscillator


The oscillator is programmed externally by means of a capacitor (CF) connected from pin 3 (CF) to ground, which is alternately charged and discharged by the current defined with the network connected to pin 4 (RF_{min}). The pin provides an accurate 2 V reference with about 2 mA source capability and the higher the current sourced by the pin, the higher the oscillator frequency. The block diagram in *Figure 5* shows a simplified internal circuit that explains the operation.

The network that loads the RF_{min} pin is generally made up of three branches:

- 1. A resistor RF_{min} connected between the pin and ground, which determines the minimum operating frequency.
- 2. A resistor RF_{max} connected between the pin and the collector of the (emitter-grounded) phototransistor that transfers the feedback signal from the secondary side back to the primary side. While in operation, the phototransistor modulates the current through this branch thus modulating the oscillator frequency to perform output voltage regulation. The value of RF_{max} determines the maximum frequency at which the half-bridge is operated when the phototransistor is fully saturated.
- 3. An R-C series circuit (CSS+RSS) connected between the pin and ground that enables the setup of a frequency shift at startup (see *Section 6.3: Soft-start*). Note that the contribution of this branch is zero during steady-state operation.







The following approximate relationships hold for the minimum and the maximum oscillator frequency respectively:

Equation 1

$$f_{min} = \frac{1}{3 \cdot CF \cdot RF_{min}} \quad ; \quad f_{max} = \frac{1}{3 \cdot CF \cdot (RF_{min} //RF_{max})}$$

After fixing CF in the hundred pF or nF range (consistent with the maximum source capability of the RF_{min} pin and trading this off against the total consumption of the device), the value of RF_{min} and RF_{max} is selected so that the oscillator frequency is able to cover the entire range needed for regulation, from the minimum value f_{min} (at minimum input voltage and maximum load) to the maximum value f_{max} (at maximum input voltage and minimum load):

Equation 2

$$\mathsf{RF}_{\mathsf{min}} = \frac{1}{3 \cdot \mathsf{CF} \cdot \mathsf{f}_{\mathsf{min}}} \quad ; \quad \mathsf{RF}_{\mathsf{max}} = \frac{\mathsf{RF}_{\mathsf{min}}}{\frac{\mathsf{f}_{\mathsf{max}}}{\mathsf{f}_{\mathsf{min}}} - 1}$$

A different selection criterion is given for R_{Fmax} in case burst-mode operation at no-load is used (see *Section 6.2: Operation at no load or very light load*).






Figure 6. Oscillator waveforms and their relationship with gate-driving signals

In *Figure 6* the timing relationship between the oscillator waveform and the gate-drive signal, as well as the swinging node of the half-bridge leg (HB) is shown. Note that the low-side gate-drive is turned on while the oscillator's triangle is ramping up and the high-side gate-drive is turned on while the triangle is ramping down. In this way, at start-up, or as the IC resumes switching during burst-mode operation, the low-side MOSFET is switched on first to charge the bootstrap capacitor. As a result, the bootstrap capacitor is always charged and ready to supply the high-side floating driver.

6.2 Operation at no load or very light load

When the resonant half-bridge is lightly loaded or not loaded at all, its switching frequency is at its maximum value. To keep the output voltage under control in these conditions and to avoid losing soft-switching, there must be some significant residual current flowing through the transformer's magnetizing inductance. This current, however, produces some associated losses that prevent converter's no-load consumption from achieving very low values.

To overcome this issue, the L6599AT enables the designer to make the converter operate intermittently (burst-mode operation), with a series of a few switching cycles spaced out by long idle periods where both MOSFETs are in OFF-state, so that the average switching frequency can be substantially reduced. As a result, the average value of the residual magnetizing current and the associated losses is considerably cut down, thus facilitating the converter to comply with energy saving recommendations.

The L6599AT can be operated in burst-mode by using pin 5 (STBY): if the voltage applied to this pin falls below 1.24 V the IC enters an idle state where both gate-drive outputs are low, the oscillator is stopped, the soft-start capacitor CSS keeps its charge and only the 2 V reference at RF_{min} pin stays alive to minimize the IC's consumption and the V_{CC} capacitor's discharge. The IC resumes normal operation as the voltage on the pin exceeds 1.24 V by 50 mV.

To implement burst-mode operation the voltage applied to the STBY pin needs to be related to the feedback loop. *Figure 7*a shows the simplest implementation, suitable for a narrow input voltage range (e.g. when there is a PFC front-end).



R

AM01134v1





Figure 7. **Burst-mode implementation:**



b)

Equation 3

a)

$$\mathsf{RF}_{\mathsf{max}} = \frac{3}{8} \frac{\mathsf{RF}_{\mathsf{min}}}{\frac{\mathsf{f}_{\mathsf{max}}}{\mathsf{f}_{\mathsf{min}}} - 1}$$

Note that, unlike the f_{max} considered in the previous section ("Section 6.1: Oscillator"), here f_{max} is associated to a load Pout_B greater than the minimum. Pout_B is such that the transformer's peak currents are low enough not to cause audible noise.

The resonant converter's switching frequency, however, depends also on the input voltage. Therefore, in cases where there is quite a large input voltage range with the circuit of *Figure 7*a, the value of Pout_B changes considerably. In this case it is recommended to use the arrangement shown in Figure 7b, where the information on the converter's input voltage is added to the voltage applied to the STBY pin. Due to the strongly non-linear relationship between switching frequency and input voltage, it is more practical to find empirically the right amount of correction $R_A / (R_A + R_B)$ needed to minimize the change of Pout_B. Care should be taken to choose a total value of R_A + R_B that is much greater than R_C to minimize the effect on the LINE pin voltage (see Section 6.6: Line sensing function).

Whichever circuit is used, its operation can be described as follows. As the load falls below the value Pout_B the frequency tries to exceed the maximum programmed value f_{max} and the voltage on the STBY pin (V_{STBY}) falls below 1.24 V. The IC then stops with both gate-drive outputs low, so that both MOSFETs of the half-bridge leg are in an OFF-state. The voltage V_{STBY} now increases as a result of the feedback reaction to the energy delivery stop and, as it exceeds 1.29 V, the IC starts switching again. After a while, V_{STBY} goes down again in response to the energy burst and stops the IC. In this way the converter works in a burstmode fashion with a nearly constant switching frequency. A further load decrease then causes a frequency reduction, which can go down to even a few hundred hertz. The timing diagram of Figure 8 illustrates this kind of operation, showing the most significant signals. A small capacitor (typically in the hundred pF range) from the STBY pin to ground, placed as close to the IC as possible to reduce switching noise pick-up, helps get clean operation.

To help the designer meet energy saving requirements even in power-factor-corrected systems, where a PFC pre-regulator precedes the DC-DC converter, the L6599AT allows the PFC pre-regulator to be turned off during burst-mode operation, thereby eliminating the



no-load consumption of this stage (0.5 1 W). There is no compliance issue because EMC regulations on low-frequency harmonic emissions refer to nominal load, so no limit is imposed when the converter operates with light or no load.

To do so, the L6599AT provides pin 9 (PFC_STOP): it is an open collector output, normally open, that is asserted low when the IC is idle during burst-mode operation. This signal is externally used for switching off the PFC controller and the pre-regulator as shown in *Figure 9*. When the L6599AT is in UVLO the pin is kept open, to let the PFC controller start first





Figure 8. Load-dependent operating modes: timing diagram

Figure 9. How the L6599AT can switch off a PFC controller at light load





6.3 Soft-start

Generally speaking, the purpose of soft-start is to progressively increase the converter's power capability when it is started up, so as to avoid excessive inrush current. In resonant converters the deliverable power depends inversely on frequency, so soft-start is attained by sweeping the operating frequency from an initial high value until the control loop takes over. With the L6599AT, the converter's soft startup is easily achieved with the addition of an R-C series circuit from pin 4 (RF_{min}) to ground (see *Figure 10*, left).

Initially, capacitor C_{SS} is totally discharged, so that the series resistor R_{SS} is effectively parallel to RF_{min} and the resulting initial frequency is determined by R_{SS} and RF_{min} only, since the optocoupler's phototransistor is cut off (as long as the output voltage is not too far from the regulated value):


Equation 4

$$f_{start} = \frac{1}{3 \cdot CF \cdot (RF_{min} //R_{SS})}$$

The C_{SS} capacitor is progressively charged until its voltage reaches the reference voltage (2 V) and, consequently, the current through R_{SS} goes to zero. This typically takes 5 times constants R_{SS} ·C_{SS}. However, before this time interval completes, the output voltage comes close to the regulated value and the feedback loop takes over, so that the optocoupler's phototransistor determines the operating frequency from that moment onwards.

During this frequency sweep phase the operating frequency decays, following the exponential charge of C_{SS} . That is, initially it changes relatively quickly but the rate of change gets slower and slower. This counteracts the non-linear frequency dependence of the tank circuit that makes the converter's power capability change little as frequency is away from resonance, and change very quickly as the frequency approaches the resonance frequency (see *Figure 10*, right).

Figure 10. Soft-start circuit (left) and power vs. frequency curve in a resonant half-bridge (right)



As a result, the average input current increases smoothly, without the peaking that occurs with linear frequency sweep, and the output voltage reaches the regulated value with almost no overshoot.

Typically, R_{SS} and C_{SS} are selected based on the following relationships:



Equation 5

$$R_{SS} = \frac{RF_{min}}{\frac{f_{start}}{f_{min}} - 1} \quad ; \quad C_{SS} = \frac{3 \cdot 10^{-3}}{R_{SS}}$$

where f_{start} is recommended to be at least 4 times f_{min} . The proposed criterion for C_{SS} is quite empirical and is a compromise between an effective soft-start action and an effective OCP (see next section). Please refer to the timing diagram of *Figure 10* to see some significant signals during the soft-start phase.

6.4 Current sense, OCP and OLP

The resonant half-bridge is essentially voltage-mode controlled; hence a current sense input only serves as overcurrent protection (OCP).

Unlike PWM-controlled converters, where energy flow is controlled by the duty cycle of the primary switch (or switches), in a resonant half-bridge the duty cycle is fixed and energy flow is controlled by its switching frequency. This impacts the way current limitation can be realized. While in PWM-controlled converters energy flow can be limited simply by terminating switch conduction beforehand when the sensed current exceeds a preset threshold (this is commonly known as cycle-by-cycle limitation), in a resonant half-bridge the switching frequency (that is, its oscillator frequency) must be increased and this cannot be done as quickly as turning off a switch: it takes at least the next oscillator cycle to see the frequency change. This implies that to have an effective increase, capable of changing the energy flow significantly, the rate of change of the frequency must be slower than the frequency itself. This, in turn, implies that cycle-by-cycle limitation is not feasible and that, therefore, the information on the primary current fed to the current sensing input must be somehow averaged. Of course, the averaging time must not be too long, to prevent the primary current from reaching excessively high values.

In *Figure 11*, a few current sensing methods are illustrated that are described in the following paragraphs. The circuit in *Figure 11* is more simple, but the dissipation on the sense resistor Rs may not be negligible, decreasing efficiency. The circuit in *Figure 11* is more complex, but virtually lossless and recommended when the efficiency target is very high.






Figure 11. Current sensing techniques: a) with sense resistor, b) "lossless", with capacitive shunt

The L6599AT is equipped with a current sensing input (pin 6, ISEN) and a sophisticated overcurrent management system. The ISEN pin is internally connected to the input of a first comparator, referenced to 0.8 V, and to that of a second comparator referenced to 1.5 V. If the voltage externally applied to the pin by either circuit in *Figure 11* exceeds 0.8 V, the first comparator is tripped and this causes an internal switch to be turned on and the soft-start capacitor C_{SS} to be discharged (see *Section 6.3: Soft-start*). This quickly increases the oscillator frequency and thereby limits energy transfer. The discharge continues until the voltage on the ISEN pin has dropped by 50 mV; this, with an averaging time in the range of 10/f_{min}, ensures an effective frequency rise. Under output short-circuit, this operation results in a nearly constant peak primary current.

It is normal that the voltage on the ISEN pin could overshoot the 0.8 V. However, if the voltage on the ISEN pin reaches 1.5 V, the second comparator is triggered and the L6599AT shuts down and latches off with both the gate-drive outputs and the PFC_STOP pin low, hence turning off the entire unit. The supply voltage of the IC must be pulled below the UVLO threshold and then again above the start-up level in order to restart. Such an event may occur if the soft-start capacitor C_{SS} is too large, preventing it from discharging fast enough, in cases of saturation of the transformer's magnetizing inductance or a shorted secondary rectifier.

In the circuit shown in *Figure 11*a, where a sense resistor Rs in series with the source of the low-side MOSFET is used, note the specific connection of the resonant capacitor. In this way, the voltage across Rs is related to the current flowing through the high-side MOSFET and is positive most of the switching period, except for the time needed for the resonant current to reverse after the low-side MOSFET has been switched off. Assuming that the time constant of the RC filter is at least ten times the minimum switching frequency f_{min} , the approximate value of Rs can be found using the empirical equation:

Equation 6

$$\mathsf{Rs} = \frac{\mathsf{Vs}_{\mathsf{pkx}}}{\mathsf{I}_{\mathsf{Crpkx}}} \approx \frac{5 \cdot 0.8}{\mathsf{I}_{\mathsf{Crpkx}}} \approx \frac{4}{\mathsf{I}_{\mathsf{Crpkx}}}$$

where I_{Crpkx} is the maximum desired peak current flowing through the resonant capacitor and the primary winding of the transformer, which is related to the maximum load and the minimum input voltage.



The circuit shown in *Figure 11*b can be operated in two different ways. If the resistor R_A in series to C_A is small (not above a few hundred ohms, just to limit current spiking) the circuit operates like a capacitive current divider; C_A is typically selected equal to Cr/100 or less and is a low-loss type, and the sense resistor R_B is selected as:

Equation 7

$$\mathsf{R}_{\mathsf{B}} = \frac{0.8\,\pi}{\mathsf{I}_{\mathsf{Crpkx}}} \left(1 + \frac{\mathsf{C}_{\mathsf{r}}}{\mathsf{C}_{\mathsf{A}}} \right)$$

and C_B is such that $R_B \cdot C_B$ is in the range of 10 /f_{min}.

If the resistor R_A in series with C_A is not small (in this case it is typically selected in the ten k Ω range), the circuit operates like a divider of the ripple voltage across the resonant capacitor Cr, which, in turn, is related to its current through the reactance of Cr. Again, C_A is typically selected equal to Cr/100 or less, this time not necessarily a low-loss type, while R_B (provided it is << R_A) according to:

Equation 8

$$\mathsf{R}_{\mathsf{B}} = \frac{0.8\,\pi}{\mathsf{I}_{\mathsf{Crpkx}}} \frac{\sqrt{\mathsf{R}_{\mathsf{A}}^2 + \mathsf{X}_{\mathsf{C}_{\mathsf{A}}}^2}}{\mathsf{X}_{\mathsf{Cr}}}$$

where the reactance of C_A (X_{CA}) and Cr (X_{Cr}) should be calculated at the frequency where $I_{Crpk} = I_{Crpkx}$. Again, C_B is such that $R_B \cdot C_B$ is in the range of 10 /f_{min}.

Whichever circuit is used, the calculated values of Rs or R_B should be considered preliminary values that may need to be adjusted after experimental verification.

OCP is effective in limiting primary-to-secondary energy flow in case of an overload or an output short-circuit, but the output current through the secondary winding and rectifiers under these conditions might be so high that they endanger the converter's safety if continuously flowing. To prevent any damage during these conditions it is customary to force the intermittent operation of the converter, in order to bring the average output current to values such that the thermal stress for the transformer and the rectifiers can be easily handled.

With the L6599AT the designer can externally program the maximum time T_{SH} that the converter is allowed to run overloaded or under short-circuit conditions. Overloads or short-circuits lasting less than T_{SH} do not cause any other action, hence providing the system with immunity to short duration phenomena. If, instead, T_{SH} is exceeded an overload protection (OLP) procedure is activated that shuts down the L6599AT and, in cases of continuous overload/short-circuit, results in continuous intermittent operation with a user-defined duty cycle.






Figure 12. Soft-start and delayed shutdown upon overcurrent timing diagram

This function is achieved with pin 2 (DELAY), by means of a capacitor C_{Delay} and a parallel resistor R_{Delay} connected to ground. As the voltage on the ISEN pin exceeds 0.8 V the first OCP comparator, in addition to discharging C_{SS} , turns on an internal current generator that sources 150 µA from the DELAY pin and charges C_{Delay} . During an overload/short-circuit the OCP comparator and the internal current source are repeatedly activated and C_{Delay} is charged with an average current that depends essentially on the time constant of the current sense filtering circuit, on C_{SS} and the characteristics of the resonant circuit. The discharge due to R_{Delay} can be neglected, considering that the associated time constant is typically much longer.

This operation continues until the voltage on C_{Delay} reaches 2 V, which defines the T_{SH} time. There is not a simple relationship that links T_{SH} to C_{Delay} thus it is more practical to determine C_{Delay} experimentally. As a rough indication, with $C_{Delay} = 1 \ \mu\text{F}$, T_{SH} is in the order of 100 ms.

Once C_{Delay} is charged at 2 V the internal switch that discharges C_{SS} is forced low continuously regardless of the OCP comparator's output, and the 150 µA current source is continuously on, until the voltage on C_{Delav} reaches 3.5 V. This phase lasts:

Equation 9

$$T_{MP} = 10 \cdot C_{Delay}$$

with T_{MP} expressed in ms and C_{Delay} in μ F. During this time, the L6599AT runs at a frequency close to f_{start} (see *Section 6.3: Soft-start*) to minimize the energy inside the resonant circuit. As the voltage on C_{Delay} is 3.5 V, the L6599AT stops switching and the PFC_STOP pin is pulled low. Also, the internal generator is turned off, so that C_{Delay} is now slowly discharged by R_{Delay} . The IC restarts when the voltage on C_{Delay} is less than 0.3 V, which takes:

Equation 10

$$T_{STOP} = R_{Delay} C_{Delay} \ln \frac{3.5}{0.3} \approx 2.5 R_{Delay} C_{Delay}$$



The timing diagram in *Figure 12* shows this operation. Note that if during T_{STOP} the supply voltage of the L6599AT (V_{cc}) falls below the UVLO threshold the IC retains memory of the event and does not restart immediately after V_{cc} exceeds the start-up threshold if V(DELAY) is still higher than 0.3 V. Also the PFC_STOP pin stays low as long as V(DELAY) is greater than 0.3 V. Note also that in case there is an overload lasting less than T_{SH} , the value of T_{SH} for the next overload is lower if they are close to one another.

6.5 Latched shutdown

The L6599AT is equipped with a comparator having the non-inverting input externally available at pin 8 (DIS) and with the inverting input internally referenced to 1.85 V. As the voltage on the pin exceeds the internal threshold, the IC is immediately shut down and its consumption reduced at a low value. The information is latched and it is necessary to let the voltage on the V_{cc} pin go below the UVLO threshold to reset the latch and restart the IC.

This function is useful to implement latched overtemperature protection very easily by biasing the pin with a divider from an external reference voltage (e.g. pin 4, RF_{min}), where the upper resistor is an NTC physically located close to a heating element like the MOSFET, or the secondary diode or the transformer.

An OVP can be implemented as well, e.g. by sensing the output voltage and transferring an overvoltage condition via an optocoupler.

6.6 Line sensing function

This function basically stops the IC as the input voltage to the converter falls below the specified range and allows restart as the voltage goes back within the range. The sensed voltage can be either the rectified and filtered mains voltage, in which case the function acts as brownout protection or, in systems with a PFC pre-regulator front-end, the output voltage of the PFC stage, in which case the function serves as a power-on and power-off sequencing.

L6599AT shutdown upon input undervoltage is accomplished by means of an internal comparator, as shown in the block diagram of *Figure 13*, whose non-inverting input is available at pin 7 (LINE). The comparator is internally referenced to 1.24 V and disables the IC if the voltage applied at the LINE pin is below the internal reference. Under these conditions the soft-start is discharged, the PFC_STOP pin is open and the consumption of the IC is reduced. PWM operation is re-enabled as the voltage on the pin is above the reference. The comparator is provided with current hysteresis instead of a more usual voltage hysteresis: an internal 13 μ A current sink is ON as long as the voltage applied at the LINE pin is below the reference.

This approach provides an additional degree of freedom: it is possible to set the ON threshold and the OFF threshold separately by properly choosing the resistors of the external divider (see below). With voltage hysteresis, instead, fixing one threshold automatically fixes the other one depending on the built-in hysteresis of the comparator.






Figure 13. Line sensing function: internal block diagram and timing diagram

With reference to *Figure 11*, the following relationships can be established for the ON (Vin_{ON}) and OFF (Vin_{OFF}) thresholds of the input voltage:

Equation 11

$$\frac{Vin_{ON} - 1.24}{R_{H}} = 13 \cdot 10^{-6} + \frac{1.24}{R_{I}} \qquad \qquad \frac{Vin_{OFF} - 1.24}{R_{H}} = \frac{1.24}{R_{I}}$$

which, solved for R_H and R_L , yield:

Equation 12

$$R_{H} = \frac{Vin_{ON} - Vin_{OFF}}{13 \cdot 10^{-6}};$$
 $R_{L} = R_{H} \frac{1.24}{Vin_{OFF} - 1.24}$

While the line undervoltage is active the start-up generator continues working but there is no PWM activity, thus the V_{cc} voltage (if not supplied by another source) continuously oscillates between the start-up and the UVLO thresholds, as shown in the timing diagram of *Figure 13*.

As an additional measure of safety (e.g. in cases where the low-side resistor is open or missing, or in non-power factor corrected systems in cases of abnormally high input voltage) if the voltage on the pin exceeds 7 V, the L6599AT is shut down. If its supply voltage is always above the UVLO threshold, the IC restarts as the voltage falls below 7 V.

The LINE pin, while the device is operating, is a high impedance input connected to high value resistors, thus it is prone to pick up noise, which might alter the OFF threshold or give origin to undesired switch-off of the IC during ESD tests. It is possible to bypass the pin to ground with a small film capacitor (e.g. 1-10 nF) to prevent any malfunctioning of this kind. If



the function is not used the pin must be connected to a voltage greater than 1.24 V but lower than 6 V (worst-case value of the 7 V threshold).

6.7 Bootstrap section

The supply of the floating high-side section is obtained by means of bootstrap circuitry. This solution normally requires a high voltage fast recovery diode (D_{BOOT} , *Figure 14*a) to charge the bootstrap capacitor C_{BOOT} . In the L6599AT, a patented integrated structure replaces this external diode. It is achieved by means of a high voltage DMOS, working in the third quadrant and driven synchronously with the low side driver (LVG), with a diode in series to the source, as shown in *Figure 14*b.




Figure 14. Bootstrap supply: a) standard circuit; b) internal bootstrap synchronous diode

The diode prevents any current flowing from the VBOOT pin back to V_{cc} if the supply is quickly turned off when the internal capacitor of the pump is not fully discharged. To drive the synchronous DMOS a voltage higher than the supply voltage V_{cc} is necessary. This voltage is obtained by means of an internal charge pump (*Figure 14b*).

The bootstrap structure introduces a voltage drop while recharging CBOOT (i.e. when the low side driver is on), which increases with the operating frequency and with the size of the external power MOS. It is the sum of the drop across the $R_{(DS)ON}$ and the forward drop across the series diode. At low frequency this drop is very small and can be neglected but, as the operating frequency increases, it must be taken into account. In fact, the drop reduces the amplitude of the driving signal and can significantly increase the $R_{(DS)ON}$ of the external high-side MOSFET and then its conductive loss.

This concern applies to converters designed with a high resonance frequency (indicatively, > 150 kHz), so that they run at high frequency also at full load. Otherwise, the converter runs at high frequency at light load, where the current flowing in the MOSFETs of the half-bridge leg is low, so that, generally, an $R_{(DS)ON}$ rise is not an issue. However, it is wise to check this point anyway and the following equation is useful to compute the drop on the bootstrap driver:



where Q_g is the gate charge of the external power MOS, $R_{(DS)ON}$ is the on-resistance of the bootstrap DMOS (150 W, typ.) and T_{charge} is the ON-time of the bootstrap driver, which equals about half the switching period minus the dead time T_D . For example, using a MOSFET with a total gate charge of 30 nC, the drop on the bootstrap driver is about 3 V at a switching frequency of 200 kHz:

Equation 14

$$V_{Drop} = \frac{30 \cdot 10^{-9}}{2.5 \cdot 10^{-6} - 0.27 \cdot 10^{-6}} 150 + 0.6 = 2.7 \text{ V}$$

If a significant drop on the bootstrap driver is an issue, an external ultra-fast diode can be used, thus saving the drop on the $R_{(DS)ON}$ of the internal DMOS.



57





Figure 15. Application example: 90 W AC-DC adapter using L6563 and L6599AT

7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.





57




Figure 17. SO16N mechanical data



8 Revision history

Table 6.Document revision history

Date	Revision	Changes
05-Jun-2009	1	Initial release.
11-Aug-2009	2	Updated Table 5 on page 9
30-Oct-2009	3	Updated Table 5 on page 9



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

