

Product Description

Peregrine's PE97042 is a high-performance integer-N PLL capable of frequency synthesis up to 3.5 GHz. The device is designed for superior phase noise performance while providing an order of magnitude reduction in current consumption, when compared with existing commercial space PLLs.

The PE97042 features a ÷10/11 dual modulus prescaler, counters, and a phase comparator as shown in Figure 1. Counter values are programmable through a serial or direct hardwired mode.

The PE97042 is optimized for commercial space applications. Single Event Latch up (SEL) is physically impossible and Single Event Upset (SEU) is better than 10-9 errors per bit / day. It is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-oninsulator (SOI) technology on a sapphire substrate, offering excellent RF performance and intrinsic radiation tolerance.

Product Specification PE97042

3.5 GHz UltraCMOS™ Integer-N PLL **Rad Hard for Space Applications**

Features

- Low Power: 45 mA Typical
- 3.5 GHz operation
- ÷10/11 dual modulus prescaler
- Phase detector output
- Serial or direct hardwired mode
- Ultra-Low Phase Noise: -216 dBc/Hz
- SEU < 10⁻⁹ errors / bit-day
- 100 Krad (Si) total dose
- Easily modified to be pin compatible with the PE9704, packaged in a 44-lead CQFJ (reference application note AN23 at www.psemi.com)

Figure 1. Block Diagram






Figure 2. Pin Configurations (Top View)




Figure 3. Package Type 44-lead CQFJ




Table 1. Pin Descriptions

Pin No.	Pin Name	Interface Mode	Туре	Description
1	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
2	R ₀	Direct	Input	R Counter bit0
3	R ₁	Direct	Input	R Counter bit1
4	R ₂	Direct	Input	R Counter bit2
5	R ₃	Direct	Input	R Counter bit3
6	GND	Both		Ground
7	R ₄	Direct	Input	R Counter bit4
8	R ₅	Direct	Input	R Counter bit5 (MSB)
9	Mo	Direct	Input	M Counter bit0
10	M ₁	Direct	Input	M Counter bit1
11	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
12	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
13	M ₂	Direct	Input	M Counter bit2
14	M ₃	Direct	Input	M Counter bit3
15	S_WR	Serial	Input	Frequency register load enable input. Buffered data is transferred to the frequency register on S_WR rising edge.
	M ₄	Direct	Input	M Counter bit4
16	DATA	Serial	Input	Binary serial data input. Data is entered LSB first, and is clocked serially into the 20 -bit frequency control register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of CLOCK.
	M_5	Direct	Input	M Counter bit5

©2007-2011 Peregrine Semiconductor Corp. All rights reserved.



Table 1. Pin Descriptions (continued)

Pin No.	Pin Name	Interface Mode	Туре	Description
17	GND	Both		Ground
18	CLOCK	Serial	Input	Clock input. Data is clocked serially into either the 20-bit primary register (E_WR "low") or the 8-bit enhancement register (E_WR "high") on the rising edge of CLOCK.
	M ₆	Direct	Input	M Counter bit6
19	M ₇	Direct	Input	M Counter bit7
20	M ₈	Direct	Input	M Counter bit8 (MSB)
21	A_0	Direct	Input	A Counter bit0
22	D _{MODE}	Both	Input	Selects direct interface mode ($D_{MODE} = 1$) or serial interface mode ($D_{MODE} = 0$)
23	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
24	E_WR	Serial	Input	Enhancement register write enable. While E_WR is "high", DATA can be serially clocked into the enhancement register on the rising edge of CLOCK.
	A ₁	Direct	Input	A Counter bit1.
25	A_2	Direct	Input	A Counter bit2
26	A_3	Direct	Input	A Counter bit3 (MSB)
27	F _{IN}	Both	Input	Prescaler input from the VCO, 3.5 GHz max frequency. A 22 pF coupling capacitor should be placed as close as possible to this pin and terminated with a 50 Ω resistor to ground.
28	F _{IN}	Both	Input	Prescaler complementary input. A 22 pF bypass capacitor should be placed as close as possible to this pin and be connected in series with a 50 Ω resistor to ground.
29	GND	Both		Ground.
30	N/C			No connect.
31	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
32	D _{OUT}	Serial	Output	Data Out. The Main Counter output, R Counter output, or dual modulus prescaler select (MSEL) can be routed to D _{OUT} through enhancement register programming.
33	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
34	N/C			No connect.
35	GND	Both		Ground.
36	PD_D	Both	Output	$PD_{\overline{D}}$ pulses down when f_p leads f_c .
37	PD_Ū	Both		$PD_{\overline{U}}$ pulses down when f_c leads f_p .
38	V _{DD}	Both	(Note 1)	Power supply input. Input may range from 2.85 V to 3.45 V. Bypassing recommended.
39	C _{EXT}	Both	Output	Logical "NAND" of PD $\overline{\mathbb{U}}$ and PD $\overline{\mathbb{D}}$, passed through an on-chip, 2 k Ω series resistor. Connecting C_{EXT} to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD.
40	GND	Both		Ground
41	GND	Both		Ground
42	F _R	Both	Input	Reference frequency input
43	ENH	Both	Output	Enhancement mode. When asserted low ("0"), enhancement register bits are functional.
44	LD	Serial	Output	Lock detect output, the open-drain logical inversion of C _{EXT} . When the loop is locked, LD is high impedance; otherwise LD is a logic low ("0").

Notes 1. V_{DD} pins 1, 11, 12, 23, 31, 33, 35, and 38 are connected by diodes and must be supplied with the same positive voltage level.

2. All digital input pins have 70 k Ω pull-up resistors to $V_{\text{DD}}.$



Table 2. Absolute Maximum Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	-0.3	4.0	V
Vı	Voltage on any input	-0.3	V _{DD} + 0.3	V
l _I	DC into any input	-10	+10	mA
Io	DC into any output	-10	+10	mA
T_{stg}	Storage temperature range	-65	150	°C

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Table 3. Operating Ratings

Symbol	Parameter/Conditions	Min	Max	Units
V_{DD}	Supply voltage	2.85	3.45	V
T _A	Operating ambient temperature range	-40	85	°C

Table 4. ESD Ratings

Symbol	Parameter/Conditions	Level	Units
V _{ESD}	ESD voltage (Human Body Model) – Note 1	1000	V

Note: 1. Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up.

Table 5. DC Characteristics: V_{DD} = 3.3 V, -40 °C < T_A < 85 °C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Operational supply current;					
I _{DD}	Prescaler disabled	$V_{DD} = 3.30 \text{ V}$		15		mA
	Prescaler enabled			45	50	mA
Digital Inputs: A	II except F _R , F _{IN} (all digital inputs have	70 kΩ pull-up resistors)				
V _{IH}	High level input voltage	V _{DD} = 2.85-3.45 V	0.7 x V _{DD}			V
V _{IL}	Low level input voltage	V _{DD} = 2.85-3.45 V			0.3 x V _{DD}	V
I _{IH}	High level input current	$V_{IH} = V_{DD} = 3.45 \text{ V}$			1	μΑ
I _{IL}	Low level input current	$V_{IL} = 0, V_{DD} = 3.45 \text{ V}$	-70			μΑ
Reference Divid	er input: F _R				-	•
I _{IHR}	High level input current	$V_{IH} = V_{DD} = 3.45 \text{ V}$			100	μA
I _{ILR}	Low level input current	$V_{IL} = 0, V_{DD} = 3.45 \text{ V}$	-100			μΑ
Counter and pha	ase detector outputs: f_c , f_p .	<u> </u>				
V _{OLD}	Output voltage LOW	I _{out} = 6 mA			0.4	V
V _{OHD}	Output voltage HIGH	I _{out} = -3 mA	V _{DD} - 0.4			V
Lock detect outp	outs: C _{EXT} , LD	<u> </u>				
V _{OLC}	Output voltage LOW, C _{EXT}	$I_{out} = 100 \mu A$			0.4	V
V _{OHC}	Output voltage HIGH, C _{EXT}	I _{out} = -100 μA	V _{DD} - 0.4			V
V _{OLLD}	Output voltage LOW, LD	I _{out} = 1 mA			0.4	V



Table 6. AC Characteristics: V_{DD} = 3.3 V, -40 °C < T_A < 85 °C, unless otherwise specified

f _{CIK} t _{CIKH} t _{CIKL} t _{DSU} Dr t _{DHLD} t _{PW} t _{CWR} C t _{CE} t _{WRC} S	ches (see Figures 1 and 9) CLOCK Serial data clock frequency CLOCK Serial clock HIGH time CLOCK Serial clock LOW time ATA set-up time after CLOCK rising edge DATA hold time after CLOCK rising edge S_WR pulse width CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	(Note 1)	30 30 10 10 30 30 30 30 30		10	MHz ns ns ns ns ns ns ns ns
t _{ClkH} t _{ClkL} t _{DSU} Dr t _{DHLD} C t _{PW} t _{CWR} C t _{CE} t _{WRC} S t _{EC}	CLOCK Serial clock HIGH time CLOCK Serial clock LOW time ATA set-up time after CLOCK rising edge DATA hold time after CLOCK rising edge S_WR pulse width CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F_IN rising edge		30 10 10 30 30 30 30 30		10	ns ns ns ns ns ns ns ns
t _{CIKL} t _{DSU} Dr t _{DHLD} t _{PW} t _{CWR} C t _{CE} t _{WRC} S t _{EC}	CLOCK Serial clock LOW time ATA set-up time after CLOCK rising edge DATA hold time after CLOCK rising edge S_WR pulse width CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	C _L = 12 pf	30 10 10 30 30 30 30 30			ns ns ns ns ns ns ns
t _{DSU} D, t _{DHLD} E t _{PW} t _{CWR} C t _{CE} t _{WRC} S t _{EC} t _{MDO} N	ATA set-up time after CLOCK rising edge DATA hold time after CLOCK rising edge S_WR pulse width CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F_IN rising edge	C _L = 12 pf	10 10 30 30 30 30			ns ns ns ns ns
t _{DHLD} C t _{PW} t _{CWR} C t _{CE} t _{WRC} S t _{EC} t _{MDO} N	DATA hold time after CLOCK rising edge S_WR pulse width CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F_IN rising edge	C _L = 12 pf	10 30 30 30 30 30			ns ns ns
t _{PW} t _{CWR} C t _{CE} t _{WRC} S t _{EC} t _{MDO} M	S_WR pulse width CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	C _L = 12 pf	30 30 30 30			ns ns ns
t _{CWR} CC t _{CE} S t _{WRC} S t _{EC}	CLOCK rising edge to S_WR rising edge. CLOCK falling edge to E_WR transition S_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	C _L = 12 pf	30 30 30			ns ns
t _{CE} t _{WRC} S t _{EC}	CLOCK falling edge to E_WR transition B_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	C _L = 12 pf	30			ns
t _{WRC} S	B_WR falling edge to CLOCK rising edge. E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	C _L = 12 pf	30			+
t _{EC}	E_WR transition to CLOCK rising edge MSEL data out delay after F _{IN} rising edge	C _L = 12 pf				ns
t _{MDO} N	MSEL data out delay after F _{IN} rising edge	C _L = 12 pf	30			
		C _L = 12 pf				ns
Main Divider (Including P	rescaler)4				8	ns
	10000101)					
		External AC coupling 275 MHz ≤ Freq ≤ 3.2 GHz	-5		5	dBm
P _{Fin}	Input level range	External AC coupling $3.2 \text{ GHz} < \text{Freq} \le 3.5 \text{ GHz}$ $3.15 \text{ V} \le \text{V}_{DD} \le 3.45 \text{ V}$	0		5	dBm
Main Divider (Prescaler B	Bypassed) ⁴					
F _{IN}	Operating frequency		50		300	MHz
P _{Fin}	Input level range	External AC coupling	-5		5	dBm
Reference Divider						
F _R	Operating frequency	(Note 3)			100	MHz
P _{Fr}	Reference input power ²	Single-ended input	-2		10	dBm
Phase Detector						
f _c	Comparison frequency	(Note 3)			50	MHz
SSB Phase Noise (F _{in} = 1	$1.9 \text{ GHz}, f_r = 20 \text{ MHz}, f_c = 20 \text{ MHz}, LBW = 50$	kHz, V_{DD} = 3.3 V, Temp = 25 °C)4			
Φ_{N}	Phase Noise	100 Hz Offset		-89		dBc/Hz
Φ_{N}	Phase Noise	1 kHz Offset		-95		dBc/Hz
Φ_{N}	Phase Noise	10 kHz Offset		-102		dBc/Hz
SSB Phase Noise (F _{in} = 1	1.9 GHz, $f_r = 20$ MHz, $f_c = 20$ MHz, LBW = 50	kHz, $V_{DD} = 3.0 \text{ V}$, Temp = 25 °C)4			
Φ_{N}	Phase Noise	100 Hz Offset		-87		dBc/Hz
Φ_{N}	Phase Noise	1 kHz Offset		-94		dBc/Hz
Φ_{N}	Phase Noise	10 kHz Offset		-101		dBc/Hz

Notes: 1. Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk

- 2. CMOS logic levels can be used to drive the reference input. If the V_{DD} of the CMOS driver matches the V_{DD} of PLL IC, then the reference input can be DC coupled. Otherwise, the reference input should be AC coupled.
- 3. Parameter is guaranteed through characterization only and is not tested.
- 4. Parameters below are not tested for die sales. These parameters are verified during the element evaluation.



Figure 4. RF Sensitivity versus Frequency (typical device at temperature = 25 °C)




Figure 5. Typical Phase Noise for PE97042, V_{DD} = 3.3 V, Temp = 25 °C, Fvco = 1.92 GHz, Fcomp = 20 MHz, Loop Bandwidth = 50 kHz






Figure 6. Equivalent Input Diagram: Reference Input

Peregrine Specification 71/0032




Figure 7. Equivalent Input Diagram: Main Input

Peregrine Specification 71/0033





Figure 8. Equivalent Output Diagram: PD_\overline{D} & PD_\overline{U} Outputs

Peregrine Specification 71/0034





Functional Description

The PE97042 consists of a prescaler, counters, a phase detector, and control logic. The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the value of the modulus select. Counters "R" and "M" divide the reference and prescaler output, respectively, by integer values stored in a 20-bit register. An additional counter ("A") is used in the modulus select logic. The phase-frequency detector generates up and down frequency control signals. The control logic includes a selectable chip interface. Data can be written via a serial bus or hardwired directly to the pins. There are also various operational and test modes and a lock detect output.

Main Counter Chain

Normal Operating Mode

Setting the PB control bit "low" enables the ÷10/11 prescaler. The main counter chain then divides the RF input frequency (FIN) by an integer derived from the values in the "M" and "A" counters.

In this mode, the output from the main counter chain (f_D) is related to the VCO frequency (F_{IN}) by the following equation:

$$f_p = F_{IN} / [10 \times (M+1) + A]$$
 (1)
where $A \le M+1$, $1 \le M \le 511$

When the loop is locked, FIN is related to the reference frequency (F_B) by the following equation:

$$F_{IN} = [10 \times (M+1) + A] \times (F_R / (R+1))$$
 (2)
where $A \le M+1$, $1 \le M \le 511$

A consequence of the upper limit on A is that F_{IN} must be greater than or equal to 90 x $(F_R / (R+1))$ to obtain contiguous channels. The A counter can accept values as high as 15, but in typical operation it will cycle from 0 to 9 between increments in M.

Programming the M counter with the minimum allowed value of "1" will result in a minimum M counter divide ratio of "2".

Prescaler Bypass Mode

Setting the enhancement register bit PB "high" allows F_{IN} to bypass the ÷10/11 prescaler. In this mode, the prescaler and A counter are powered down, and the input VCO frequency is divided by the M counter directly. This mode is only available when using the serial port to set the frequency control bits. The following equation relates F_{IN} to the reference frequency F_R:

$$F_{IN} = (M + 1) \times (F_R / (R+1))$$
 (3)
where $1 \le M \le 511$

Reference Counter

The reference counter chain divides the reference frequency F_R down to the phase detector comparison frequency f_c.

The output frequency of the 6-bit R Counter is related to the reference frequency by the following equation:

$$f_c = F_R / (R+1)$$
where $0 \le R \le 63$

Note that programming R with "0" will pass the reference frequency (F_B) directly to the phase detector.



Register Programming

Serial Interface Mode

Serial Interface Mode is selected by setting the D_{MODE} input "low".

While the E_WR input is "low", serial data (DATA) input), B₀ to B₁₉, is clocked into a buffer register on the rising edge of CLOCK, LSB (B₀) first. The contents from this buffer register are transferred into the frequency control register on the rising edge of S WR according to the timing diagram shown in Figure 9. This data controls the counters as shown in Table 7.

While the E_WR input is "high", serial data (DATA input), B₀ to B₇, is clocked into a buffer register on the rising edge of CLOCK, LSB (B₀) first. The contents from this buffer register are transferred into the enhancement register on the falling edge of E WR according to the timing diagram shown

in Figure 9. After the falling edge of E_WR, the data provides control bits as shown in Table 8. These bits are active when the $\overline{\text{ENH}}$ input is "low".

<u>Direct Interface Mode</u>

Direct Interface Mode is selected by setting the D_{MODE} input "high". In this mode, the counter values are set directly at external pins as shown in Table 7 and Figure 2. All frequency control register bits are addressable except PB (it is not possible to bypass the ÷10/11 dual modulus prescaler in Direct Mode).

Table 7. Frequency Register Programming

Interface Mode	ENH	D _{MODE}	R ₅	R ₄	M ₈	M ₇	Х	M ₆	M ₅	M ₄	M ₃	M ₂	M ₁	Mo	R ₃	R ₂	R ₁	R ₀	A ₃	A ₂	A ₁	A ₀
Serial*	1	0	B ₀	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₈	B ₉	B ₁₀	B ₁₁	B ₁₂	B ₁₃	B ₁₄	B ₁₅	B ₁₆	B ₁₇	B ₁₈	B ₁₉
Direct	1	1	R ₅	R ₄	M ₈	M ₇	ō	M ₆	M ₅	M ₄	Мз	M ₂	M ₁	Mo	R ₃	R ₂	R ₁	R ₀	A ₃	A ₂	A ₁	A ₀

^{*} Data is clocked serially on CLOCK rising edge while E_WR is "low" and transferred to frequency register on S_WR rising edge.



Table 8. Enhancement Register Programming

Interface Mode	ENH	D _{MODE}	Reserved*	Reserved*	fp output	Power down	Counter load	MSEL output	fc output	РВ
Serial**	0	Х	B ₀	B ₁	B_2	B ₃	B_4	B ₅	B ₆	B ₇

^{*} Program to 0

^{*} Data is clocked serially on CLOCK rising edge while E_WR is "low" and transferred to frequency register on S_WR rising edge.








Figure 9. Serial Interface Mode Timing Diagram

Enhancement Register

The functions of the enhancement register bits are shown below. All bits are active high. Operation is undefined if more than one output is sent to D_{OUT} .

Table 9. Enhancement Register Bit Functionality

Ві	it Function	Description			
Bit 0 Reserved ¹					
Bit 1 Reserved ¹					
Bit 2	f _p output	Drives the M counter output onto the D _{OUT} output.			
Bit 3 Power down		Power down of all functions except programming interface.			
Bit 4	Counter load	Immediate and continuous load of counter programming.			
Bit 5	MSEL output	Drives the internal dual modulus prescaler modulus select (MSEL) onto the D _{OUT} output.			
Bit 6	f _c output	Drives the R counter output onto the D _{OUT} output			
Bit 7	PB	Allows Fin to bypass the 10/11 prescaler			

Note: 1. Program to 0

Phase Detector Outputs

The phase detector is triggered by rising edges from the main counter (f_p) and the reference counter (f_c). It has two outputs, PD \overline{U} , and PD \overline{D} . If the divided VCO leads the divided reference in phase or frequency (f_p leads f_c), PD \overline{D} pulses "low". If the divided reference leads the divided VCO in phase or frequency (f_c leads f_o), PD \overline{U} pulses "low". The width of either pulse is directly proportional to phase offset between the two input signals, f_p and f_c. The phase detector gain is 430 mV/radian.

PD \overline{U} and PD \overline{D} are designed to drive an active loop filter which controls the VCO tune voltage. PD_U pulses result in an increase in VCO frequency and PD \overline{D} results in a decrease in VCO frequency.

Software tools for designing the active loop filter can be found at Peregrine's web site: www.psemi.com.

Lock Detect Output


A lock detect signal is provided at pin LD, via the pin C_{EXT} (see Figure 1). C_{EXT} is the logical "NAND" of PD U and PD D waveforms, driven through a series 2 k Ω resistor. Connecting C_{EXT} to an external shunt capacitor provides integration of this signal.

The C_{EXT} signal is then sent to the LD pin through an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD \overline{U} and PD \overline{D} .



Figure 10. Package Drawing

44-lead CQFJ



All dimensions are in inches

Table 10. Ordering Information

Order Code	Part Marking	Description	Package	Shipping Method	
97042-01	PE97042 ES	Engineering Samples	44-pin CQFJ	40 units / Tray	
97042-11	PE97042	Flight Units	44-pin CQFJ	40 units / Tray	
97042-99	FA97042	Die Production Units	Die	100 units / Waffle Pack	
97042-00	PE97042 EK	Evaluation Kit		1 / Box	

Sales Contact and Information

For Sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. *Preliminary Specification:* The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. <u>Product Specifications</u>. The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.