




Vishay Siliconix

# N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY						
		I <sub>D</sub> (A)				
V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω) <sup>e</sup>	Silicon Limit	Package Limit	Q <sub>g</sub> (Typ.)		
30	$0.0021$ at $V_{GS} = 10 \text{ V}$	178	60 <sup>a</sup>	34 nC		
30	$0.0028$ at $V_{GS} = 4.5 \text{ V}$	154	60 <sup>a</sup>	J4 110		

#### Package Drawing

http://www.vishay.com/doc?68796



Top surface is connected to pins 1, 5, 6, and 10

Ordering Information: SiE860DF-T1-E3 (Lead (Pb)-free)

#### **FEATURES**


- TrenchFET® Gen III Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK® Package for **Double-Sided Cooling**



- Die Not Exposed
- Same Layout Regardless of Die Size
- Low  $Q_{gd}/Q_{gs}$  Ratio Helps Prevent Shoot-Through 100 %  $R_g$  and UIS Tested

### **APPLICATIONS**

- VRM, POL
- DC/DC Conversion
- Synchronous Rectification
- Server



N-Channel MOSFET

For Related Documents http://www.vishay.com/ppg?68786

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		$V_{DS}$	30	V	
Gate-Source Voltage		$V_{GS}$	± 20	v	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 25 °C		178 (Silicon Limit)		
	10-20-0		60 <sup>a</sup> (Package Limit)		
	T <sub>C</sub> = 70 °C	I <sub>D</sub>	60 <sup>a</sup>		
	T <sub>A</sub> = 25 °C		38 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		31 <sup>b, c</sup>	А	
Pulsed Drain Current		I <sub>DM</sub>	80		
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C		60 <sup>a</sup>		
	T <sub>A</sub> = 25 °C	I <sub>S</sub>	4.3 <sup>b, c</sup>		
Single Pulse Avalanche Current  Avalanche Energy  L = 0.1 m		I <sub>AS</sub>	50		
		E <sub>AS</sub>	125	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C		104		
	T <sub>C</sub> = 70 °C	P <sub>D</sub>	66	W	
	T <sub>A</sub> = 25 °C	' D	5.2 <sup>b, c</sup>	VV	
	T <sub>A</sub> = 70 °C		3.3 <sup>b, c</sup>		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 50 to 150		
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>			260	°C	

- a. Package limited at 60 A.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

# SiE860DF

# Vishay Siliconix



THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>a, b</sup>	t ≤ 10 s	$R_{thJA}$	20	24	°C/W	
Maximum Junction-to-Case (Drain Top)	Steady State	R <sub>thJC</sub> (Drain)	0.9	1.1		
Maximum Junction-to-Case (Source) <sup>a, c</sup>		R <sub>thJC</sub> (Source)	2.7	3.3		

#### Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 68  $^{\circ}\text{C/W}.$
- c. Measured at source pin (on the side of the package).

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA		30		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	$I_D = 250 \mu\text{A}$		- 6.1			
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.0		2.5	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	1	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	μА	
	I <sub>DSS</sub>	$V_{DS}$ = 30 V, $V_{GS}$ = 0 V, $T_{J}$ = 55 °C			10		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	25			Α	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 21.7 \text{ A}$		0.0017	0.0021	Ω	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 19 A		0.0023	0.0028		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 21.7 \text{ A}$		110		S	
Dynamic <sup>b</sup>				•			
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		4500		pF	
Output Capacitance	C <sub>oss</sub>			850			
Reverse Transfer Capacitance	C <sub>rss</sub>			300			
T. 10 1 01	Q <sub>g</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$		70	105	nC	
Total Gate Charge				34	51		
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$		14			
Gate-Drain Charge	Q <sub>qd</sub>			9			
Gate Resistance	$R_q$	f = 1 MHz		0.9	1.8	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			35	55		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.5 $\Omega$ $I_D \cong$ 10 A, $V_{GEN}$ = 4.5 V, $R_g$ = 1 $\Omega$		20	30	- -	
Turn-Off Delay Time	t <sub>d(off)</sub>			50	75		
Fall Time	ì <sub>f</sub> ′	ŭ		30	45		
Turn-On Delay Time	t <sub>d(on)</sub>			16	25	ns	
Rise Time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		10	15	- 115	
Turn-Off Delay Time	t <sub>d(off)</sub>			40	30		
Fall Time	ì,			10	15		
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			60		
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				80	Α	
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 10 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			35	55	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	1 10 A dl/dt 100 A/v.c T 05 °C		30	45	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		21		ns	
Reverse Recovery Rise Time	t <sub>b</sub>			14			

#### Notes:


- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




# Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




V<sub>DS</sub> - Drain-to-Source Voltage (V)

Output Characteristics



I<sub>D</sub> - Drain Current (A)

On-Resistance vs. Drain Current



T<sub>C</sub> = -55°C

8


T<sub>C</sub> = -55°C

T<sub>C</sub> = 25°C


T<sub>C</sub> = 125°C

0
0.0 0.5 1.0 1.5 2.0 2.5 3.0

V<sub>GS</sub> - Gate-to-Source Voltage (V) **Transfer Characteristics** 



Capacitance




On-Resistance vs. Junction Temperature


# SiE860DF


# Vishay Siliconix




### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted











On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified

Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Power Derating, Junction-to-Case


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# SiE860DF


# Vishay Siliconix




#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



#### Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)



Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?68786">http://www.vishay.com/ppg?68786</a>.



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com