#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

#### 1,048,576-WORD BY 16-BIT FULL CMOS STATIC RAM

Lead-Free

#### **DESCRIPTION**

The TC55VCM416B, TC55VEM416B, TC55YCM416B and TC55YEM416B is a 16,777,216-bit static random access memory (SRAM) organized as 1,048,576 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V/1.65 to 2.2 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 2 mA/MHz and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.7  $\mu$ A standby current (at VDD = 3 V, Ta = 25°C, typical) when chip enable ( $\overline{\text{CE1}}$ ) is asserted high or (CE2) is asserted low. There are three control inputs.  $\overline{\text{CE1}}$  and CE2 are used to select the device and for data retention control, and output enable ( $\overline{\text{OE}}$ ) provides fast memory access. Data byte control pin ( $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$ ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C, the TC55VCM416B, TC55VEM416B, TC55VEM416B can be used in environments exhibiting extreme temperature conditions. The TC55VCM416BTGN/BSGN, TC55YCM416BTGN/BSGN is available in a plastic 48-pin thin-small-outline package (TSOP). The TC55VEM416BXGN, TC55YEM416BXGN is available in a plastic 48-ball BGA.

#### **FEATURES**

- Low-power dissipation
   Operating: 6 mW/MHz (typical)
- Power down features using CE1 and CE2
- Wide operating temperature range of -40° to 85°C
- Lead-Free

	Operating			s time AX)	Supply	Current	- At Data
Part Number Supply Voltage		Package	Supply Voltage 2.7~3.6 V	Supply Voltage 2.3~3.6 V	At Operating (MAX)	At Standby (MAX)	Retention
TC55VCM416BTGN55		48-pin Plastic TSOP(I) (12×20mm) (0.5mm pin pitch) (Normal bent)	55 ns	70 ns			
TC55VCM416BSGN55	2.3~3.6 V	48-pin Plastic TSOP(I) (12×14mm) (0.5mm pin pitch) (Normal bent)	55 ns	70 ns	20 mA	15 μΑ	1.5~3.6 V
TC55VEM416BXGN55		48-ball BGA (8×11mm) (0.75mm ball pitch)	55 ns	70 ns			

	Operating		Acces (M/	s time AX)	Supply	At Data	
Part Number Supply Voltage		Package	Supply Voltage 1.8~2.2 V	Supply Voltage 1.65~2.2 V	At Operating (MAX)	At Standby (MAX)	Retention
TC55YCM416BTGN70		48-pin Plastic TSOP(I) (12×20mm) (0.5mm pin pitch) (Normal bent)	70 ns	85 ns			
TC55YCM416BSGN70		48-pin Plastic TSOP(I) (12×14mm) (0.5mm pin pitch) (Normal bent)	70 ns	85 ns	15 mA	15 μΑ	1.0~2.2 V
TC55YEM416BXGN70		48-ball BGA (8×11mm) (0.75mm ball pitch)	70 ns	85 ns			


#### **PIN ASSIGNMENT (TOP VIEW)**

#### 48-pin Plastic TSOP(I) (12×20mm) (0.5mm pin pitch) (Normal bent)

TC55VCM416BTGN TC55YCM416BTGN

#### 48-pin Plastic TSOP(I) (12×14mm) (0.5mm pin pitch) (Normal bent)

TC55VCM416BSGN TC55YCM416BSGN



#### 48-ball BGA (8×11mm) (0.75mm ball pitch)

 $\begin{array}{c} TC55VEM416BXGN\\ TC55YEM416BXGN \end{array}$ 


	1	2	3	4	5	6
Α		ŌĒ	Α0	A1	A2	CE2
В	I/O9	$\overline{UB}$	АЗ	A4	CE1	I/O1
С	I/O10	I/O11	A5	A6	I/O2	I/O3
						$V_{\text{DD}}$
Е	$V_{DD}$	I/O13	OP	A16	1/05	GND
F	I/O15	I/O14	A14	A15	1/06	I/O7
G	I/O16	A19	A12	A13	R/W	I/O8
Н	A18	A8	A9	A10	A11	NC

#### **PIN NAMES**

A0~A19	Address Inputs
CE1, CE2	Chip Enable
R/W	Read/Write Control
ŌĒ	Output Enable
LB, UB	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
$V_{DD}$	Power
GND	Ground
NC	No Connection
OP*	Option

<sup>\*:</sup> OP pin must be open or connected to GND.

#### **BLOCK DIAGRAM**



### **OPERATING MODE**

MODE	CE1	CE2	ŌĒ	R/W	LB	ŪB	I/O1~I/O8	I/O9~I/O16	POWER
	L	Н	L	Н	L	L	Output	Output	I <sub>DDO</sub>
Read	L	Η	┙	Н	Н	L	High-Z	Output	I <sub>DDO</sub>
	L	Н	L	Н	L	Н	Output	High-Z	I <sub>DDO</sub>
	L	Н	*	L	L	L	Input	Input	I <sub>DDO</sub>
Write	L	Η	*	L	Н	L	High-Z	Input	I <sub>DDO</sub>
	L	Н	*	L	L	Н	Input	High-Z	I <sub>DDO</sub>
	L	Н	Н	Н	L	L	High-Z	High-Z	I <sub>DDO</sub>
Output Deselect	L	Η	Η	Н	Н	L	High-Z	High-Z	I <sub>DDO</sub>
	L	Н	Н	Н	L	Н	High-Z	High-Z	I <sub>DDO</sub>
Standby	Н	*	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>
Standby	*	L	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>

<sup>\* =</sup> don't care

### **MAXIMUM RATINGS**

			VAL	_UE		
SYMBOL	SYMBOL RATING		TC55VCM416BTGN55 TC55VCM416BSGN55 TC55VEM416BXGN55	TC55YCM416BTGN70 TC55YCM416BSGN70 TC55YEM416BXGN70	UNIT	
$V_{DD}$	Power Supply Voltage		Power Supply Voltage -0.3~4.2		V	
V <sub>IN</sub>	Input Voltage		-0.3 <sup>*1</sup> ~4.2	-0.3 <sup>*1</sup> ~2.5	V	
V <sub>I/O</sub>	Input/Output Voltage		-0.5~V <sub>DD</sub> + 0.5	-0.5~V <sub>DD</sub> + 0.5	V	
$P_{D}$	Power Dissipation		0.6	0.6	W	
T <sub>solder</sub>	Soldering Temperature (10	s)	260	260	°C	
_	Ctorono Torono anatuma	TSOP type	-55~150	-55~150	°C	
T <sub>stg</sub>	Storage Temperature	BGA type	-55~125	-55~125	°C	
Ta	Operating Ambient Temperature		-40~85	-40~85 -40~85		

<sup>\*1: -1.0</sup> V when measured at a pulse width of 10ns

# **DC RECOMMENDED OPERATING CONDITIONS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER	TEST CONDITION	TC55VCM416BTGN55 TC55VCM416BSGN55 TC55VEM416BXGN55 MIN MAX		TC55YCM4 TC55YCM4 TC55YEM4 MIN	UNIT	
$V_{DD}$	Power Supply Voltage	_	2.3	3.6	1.65	2.2	
		$2.3 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	2.0	V <sub>DD</sub> + 0.3		_	
	Lancet I Pale Malta an	$2.7~V \leq V_{DD} \leq 3.6~V$	2.2	V <sub>DD</sub> + 0.3		_	V
V <sub>IH</sub>	Input High Voltage	$1.65 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$			1.4	V <sub>DD</sub> + 0.3	
		$1.8 \text{ V} \le \text{V}_{DD} \le 2.2 \text{ V}$	_	_	1.6	V <sub>DD</sub> + 0.3	
$V_{IL}$	Input Low Voltage	_	-0.3*2	$V_{DD} \times 0.24$	-0.3 <sup>*2</sup>	$V_{DD} \times 0.22$	
$V_{DH}$	Data Retention Supply Voltage	_	1.5	3.6	1.0	2.2	

 $<sup>^{*2}</sup>$ : –1.0 V when measured at a pulse width of 10ns

H = logic high L = logic low

# <u>DC CHARACTERISTICS</u> (Ta = $-40^{\circ}$ to $85^{\circ}$ C, $V_{DD}$ = 2.3 to 3.6 V/1.65 to 2.2 V)

SYMBOL	PARAMETER	TEST	CONDITION			TC55V	CM416E	SGN55	TC55Y	CM416E	BTGN70 BSGN70 BXGN70	
						MIN	TYP	MAX	MIN	TYP	MAX	
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 \ V \sim V_{DD}$	$V_{IN} = 0 \text{ V} \sim V_{DD}$			_		±1.0	_		±1.0	μА
Іон	Output High Current	$V_{OH} = V_{DD} - 0.5 \text{ V}$				-0.5		_	-0.5		_	mA
l <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V				2.1		_	2.1		_	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE1} = V_{IH} \text{ or } \overline{CE2} = V_{IL} \text{ or } \overline{LB} = \overline{UB} = V_{IH} \text{ or } \overline{CE} = V_{IH}, V_{OUT} = 0 \text{ V} \sim V_{DD}$					±1.0	_	l	±1.0	μА	
		CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> and R/W = V <sub>IH</sub>			MIN	_		20	_		12	
I <sub>DDO1</sub>	Operating	I <sub>OUT</sub> = 0 mA, Other Input = V <sub>IH</sub> /V <sub>IL</sub>		t <sub>cycle</sub>	1 μs	_		8	_	-	2	mA
Innos	Current	$\overline{\text{CE1}} = 0.2 \text{ V} \text{ and}$ $\text{CE2} = \text{V}_{DD} - 0.2 \text{ V} \text{ and}$		+ .	MIN	_		20	_		12	mA
I <sub>DDO2</sub>		$R/W = V_{DD} - 0.2 \text{ V, } I_{OU}$ Other Input = $V_{DD} - 0.2$		tcycle	1 μs	_	_	2	_	_	2	IIIA
I <sub>DDS1</sub>		$\overline{CE1} = V_{IH} \text{ or } CE2 = V$	IL	-		_		1	_		1	mA
			V <sub>DD</sub> = 2.3~3.6 V	Ta = -4	10~85°C	_	_	15	_	_	_	
	Standby	1) $\overline{CE1} = V_{DD} - 0.2 V$ ,	V 20V	Ta = 25	5°C	_	0.7	1.0	_		_	
I <sub>DDS2</sub>	Current	$CE2 = V_{DD} - 0.2 \text{ V}$ $V_{DD} = 3.0 \text{ V}$		Ta = -4	10~40°C	_	_	2	_	_		μΑ
		2) CE2 = 0.2 V	V <sub>DD</sub> = 1.65~2.2 V	Ta = -4	10~85°C		_			_	15	
			V <sub>DD</sub> = 1.8 V	Ta = 25	5°C				_	0.7	1.0	

Note: In standby mode with  $\overline{\text{CE1}} \ge \text{V}_{DD} - 0.2 \text{ V}$ , these limits are assured for the condition  $\text{CE2} \ge \text{V}_{DD} - 0.2 \text{ V}$  or  $\text{CE2} \le 0.2 \text{ V}$ . The other input pins are not restricted of input level.

### **CAPACITANCE** (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	$V_{IN} = GND$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.



## AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = -40° to 85°C)

### **READ CYCLE**

SYMBOL			TC55VCM416BTGN/BSGN55 TC55VEM416BXGN55					
SYMBOL	PARAMETER	V <sub>DD</sub> = 2	2.7~3.6 V	V <sub>DD</sub> = 2	UNIT			
		MIN	MAX	MIN	MAX			
t <sub>RC</sub>	Read Cycle Time	55	_	70	_			
t <sub>ACC</sub>	Address Access Time	_	55	_	70			
t <sub>CO1</sub>	Chip Enable( CE1 ) Access Time	_	55		70			
t <sub>CO2</sub>	Chip Enable(CE2) Access Time	_	55	_	70			
t <sub>OE</sub>	Output Enable Access Time	_	30	_	35			
t <sub>BA</sub>	Data Byte Control Access Time	_	30	_	35			
t <sub>COE</sub>	Chip Enable Low to Output Active	5	_	5	_	ns		
toee	Output Enable Low to Output Active	0	_	0	_			
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	_	0	_			
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	25	_	30			
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	25	_	30			
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	25	_	30			
t <sub>OH</sub>	Output Data Hold Time	10		10				

### WRITE CYCLE

CVMPOL			TC55VCM416BTGN/BSGN55 TC55VEM416BXGN55					
SYMBOL	PARAMETER	$V_{DD} = 2$	2.7~3.6 V	V <sub>DD</sub> = 2	UNIT			
		MIN	MAX	MIN	MAX			
t <sub>WC</sub>	Write Cycle Time	55	_	70	_			
t <sub>WP</sub>	Write Pulse Width	40	_	50	_			
t <sub>CW</sub>	Chip Enable to End of Write	45	_	55	_			
t <sub>BW</sub>	Data Byte Control to End of Write	45	_	55	_			
t <sub>AS</sub>	Address Setup Time	0	_	0	_			
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	ns		
t <sub>ODW</sub>	R/W Low to Output High-Z	_	25	_	30			
toew	R/W High to Output Active	0	_	0	_			
t <sub>DS</sub>	Data Setup Time	25	_	30	_			
t <sub>DH</sub>	Data Hold Time	0	_	0	_			

Note: t<sub>OD</sub>, t<sub>ODO</sub>, t<sub>BD</sub> and t<sub>ODW</sub> are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

# AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = -40° to 85°C)

### **READ CYCLE**

			TC55YCM416BTGN/BSGN70 TC55YEM416BXGN70					
SYMBOL	PARAMETER	$V_{DD} = 1$	1.8~2.2 V	V <sub>DD</sub> = 1.	UNIT			
		MIN	MAX	MIN	MAX			
t <sub>RC</sub>	Read Cycle Time	70	_	85	_			
t <sub>ACC</sub>	Address Access Time	_	70	_	85			
t <sub>CO1</sub>	Chip Enable( CE1 ) Access Time	_	70	_	85			
t <sub>CO2</sub>	Chip Enable(CE2) Access Time	_	70	_	85			
toE	Output Enable Access Time	_	35	_	45			
t <sub>BA</sub>	Data Byte Control Access Time	_	35	_	45			
tCOE	Chip Enable Low to Output Active	5	_	5	_	ns		
toee	Output Enable Low to Output Active	0	_	0	_			
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	_	0	_			
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	30	_	35			
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	30	_	35			
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	30	_	35			
toH	Output Data Hold Time	10	_	10	_			

### WRITE CYCLE

			TC55YCM416BTGN/BSGN70 TC55YEM416BXGN70				
SYMBOL	PARAMETER	V <sub>DD</sub> = 1	1.8~2.2 V	V <sub>DD</sub> = 1.65~2.2 V		UNIT	
		MIN	MAX	MIN	MAX		
t <sub>WC</sub>	Write Cycle Time	70	_	85	_		
t <sub>WP</sub>	Write Pulse Width	50	_	60	_		
t <sub>CW</sub>	Chip Enable to End of Write	55	_	65	_		
t <sub>BW</sub>	Data Byte Control to End of Write	55	_	65	_		
t <sub>AS</sub>	Address Setup Time	0	_	0	_		
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	ns	
t <sub>ODW</sub>	R/W Low to Output High-Z	_	30	_	35		
toew	R/W High to Output Active	0	_	0	_		
t <sub>DS</sub>	Data Setup Time	30	_	35	_		
t <sub>DH</sub>	Data Hold Time	0	_	0	_		

Note: t<sub>OD</sub>, t<sub>ODO</sub>, t<sub>BD</sub> and t<sub>ODW</sub> are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

# <u>AC TEST CONDITIONS</u> (Ta = -40 to 85°C, $V_{DD}$ = 2.3 to 3.6 V/1.65 to 2.2 V)

		TEST CONDITION			
PARAMET	ΓER	TC55VCM416BTGN55 TC55VCM416BSGN55 TC55VEM416BXGN55	TC55YCM416BTGN70 TC55YCM416BSGN70 TC55YEM416BXGN70		
Innut nulse level	High	$V_{DD}\times0.7+0.2\;V$	V <sub>DD</sub> – 0.2 V		
Input pulse level	Low	0.2 V	0.2 V		
Input rise and fall time	t <sub>R</sub>	1 V/ns	1 V/ns		
(Fig.1)	tF	1 V/ns	1 V/ns		
Timing measurements		V <sub>DD</sub> × 0.5	V <sub>DD</sub> × 0.5		
Reference level		V <sub>DD</sub> × 0.5	$V_{DD} \times 0.5$		
	V <sub>TM</sub>	2.3 V	1.65 V		
Output load	R1	810 Ω	470 Ω		
(Fig.2)	R2	1610 Ω	740 Ω		
	CL	30 pF	30 pF		

Fig.1: Input rise and fall time






Fig.2 : Output load




### **TIMING DIAGRAMS**


#### **READ CYCLE**




### WRITE CYCLE 1 (R/W CONTROLLED)




### WRITE CYCLE 2 ( CE1 CONTROLLED)



#### WRITE CYCLE 3 (CE2 CONTROLLED)



### WRITE CYCLE 4 (UB, LB CONTROLLED)



#### Note:

· Read cycle

R/W remains HIGH for the read cycle.

- · Write cycle1
  - (1) If  $\overline{\text{CE1}}$  (or  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ ) goes LOW(or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.
  - (2) If  $\overline{\text{CE1}}$  (or  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ ) goes HIGH(or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.

Don't input the same polarity signal as a R/W signal into a  $\overline{\rm OE}$  during the write cycle.

· Write cycle1 to 4


If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.

Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


#### DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL PARAMETER			TC55VCM416BTGN55 TC55VCM416BSGN55 TC55VEM416BXGN55		TC55YCM416BTGN70 TC55YCM416BSGN70 TC55YEM416BXGN70		UNIT	
				MIN	MAX	MIN	MAX	
$V_{DH}$	Data Retention Supply Voltage			1.5	3.6	1.0	2.2	V
I <sub>DDS2</sub>	Standby Current	V <sub>DH</sub> = 3.6 V	Ta = -40~85°C		15		1	μΑ
		$V_{DH} = 3.0 \text{ V}$	Ta = -40~40°C		2			
		V <sub>DH</sub> = 2.2 V	Ta = -40~85°C	_	_	_	15	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time			0	_	0		ns
t <sub>r</sub>	Recovery Time			5	_	5	_	ms

# CE1 CONTROLLED DATA RETENTION MODE (See Note 1)



# CE2 CONTROLLED DATA RETENTION MODE (See Note 4)




#### Note:


- (1) In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is entered when  $CE2 \le 0.2 \text{ V}$  or  $CE2 \ge V_{DD} 0.2 \text{ V}$ .
- When  $\overline{CE1}$  is operating at the V<sub>IH</sub>(min.) level, the operating current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 2.3(2.7) to 2.2 V(2.4 V).(TC55VCM416B, TC55VEM416B)
- (3) When  $\overline{CE1}$  is operating at the V<sub>IH</sub>(min.) level, the operating current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 1.65 to 1.6 V.(TC55YCM416B, TC55YEM416B)
- (4) In CE2 controlled data retention mode, minimum standby current mode is entered when CE2  $\leq$  0.2 V.

#### **MARKING** (Example)

### TC55VCM416BTGN/TC55YCM416BTGN Family




### TC55VCM416BSGN/TC55YCM416BSGN Family




# TC55VEM416BXGN/TC55YEM416BXGN Family



#### **EXPLANATION**




### **PACKAGE DIMENSIONS**



Weight:0.510 g (typ)

### **PACKAGE DIMENSIONS**

TSOP I 48-P-1214-0.50 Unit:mm




Weight:0.353 g (typ)

### **PACKAGE DIMENSIONS**

Unit:mm

P-TFBGA48-0811-0.75BZ



Weight:0.154 g (typ)

# **TOSHIBA**

## **REVISION HISTORY**

Draft Date	Revision Page		Tuno	Daggaga	Content
	After	Before	Type	Passage	Content

#### **RESTRICTIONS ON PRODUCT USE**

Handbook" etc..

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
  may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
  TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.