

**SN54AHC16541, SN74AHC16541  
16-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS**

SCLS332 - MARCH 1996

- Members of the Texas Instruments Widebus™ Family
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'AHC16541 are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

The SN74AHC16541 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54AHC16541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC16541 is characterized for operation from -40°C to 85°C.

**SN54AHC16541... WD PACKAGE  
SN74AHC16541... DGG OR DL PACKAGE  
(TOP VIEW)**

1OE1	1	48	1OE2
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V <sub>CC</sub>	7	42	V <sub>CC</sub>
1Y5	8	41	1A5
1Y6	9	40	1A6
GND	10	39	GND
1Y7	11	38	1A7
1Y8	12	37	1A8
2Y1	13	36	2A1
2Y2	14	35	2A2
GND	15	34	GND
2Y3	16	33	2A3
2Y4	17	32	2A4
V <sub>CC</sub>	18	31	V <sub>CC</sub>
2Y5	19	30	2A5
2Y6	20	29	2A6
GND	21	28	GND
2Y7	22	27	2A7
2Y8	23	26	2A8
2OE1	24	25	2OE2

**PRODUCT PREVIEW**

**FUNCTION TABLE  
(each 8-bit section)**

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN54AHC16541, SN74AHC16541

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS

SCLS332 - MARCH 1998


#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### PRODUCT PREVIEW

#### logic diagram (positive logic)



**SN54AHC16541, SN74AHC16541**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCLS332 - MARCH 1986

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through each $V_{CC}$ or GND .....	$\pm 75$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

**recommended operating conditions (see Note 3)**

		SN54AHC16541		SN74AHC16541		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2	5.5	2	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V	1.5	1.5		V
		$V_{CC} = 3$ V	2.1	2.1		
		$V_{CC} = 5.5$ V	3.85	3.85		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V	0.5	0.5		V
		$V_{CC} = 3$ V	0.9	0.9		
		$V_{CC} = 5.5$ V	1.65	1.65		
$V_I$	Input voltage	0	5.5	0	5.5	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2$ V	-50	-50	$\mu\text{A}$	mA
		$V_{CC} = 3.3 \pm 0.3$ V	-4	-4		
		$V_{CC} = 5 \pm 0.5$ V	-8	-8		
$I_{OL}$	Low-level output current	$V_{CC} = 2$ V	50	50	$\mu\text{A}$	mA
		$V_{CC} = 3.3 \pm 0.3$ V	4	4		
		$V_{CC} = 5 \pm 0.5$ V	8	8		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \pm 0.3$ V	100	100		ns/V
		$V_{CC} = 5 \pm 0.5$ V	20	20		
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54AHC16541, SN74AHC16541**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCLS332 - MARCH 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

**PRODUCT PREVIEW**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54AHC16541		SN74AHC16541		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	2 V	1.9	2		1.9		1.9		V
		3 V	2.9	3		2.9		2.9		
		4.5 V	4.4	4.5		4.4		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V		0.1		0.1		0.1		
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	3 V		0.1		0.1		0.1		V
		4.5 V		0.1		0.1		0.1		
		3 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 4 mA	4.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V		0.36		0.5		0.44		
I <sub>I</sub>	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	µA
	Control inputs				±0.1		±1		±1	
I <sub>OZ</sub> <sup>†</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> (OE) = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V			±0.25		±2.5		±2.5	µA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		40		40	µA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10				10	pF
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		4						pF

<sup>†</sup> For input and output, I<sub>OZ</sub> includes the input leakage current.

switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN54AHC16541		SN74AHC16541		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub> *	A	Y	C <sub>L</sub> = 15 pF	5	7		1	8.5	1	8.5	ns
t <sub>PHL</sub> *				5	7		1	8.5	1	8.5	
t <sub>PZH</sub> *	OE	Y	C <sub>L</sub> = 15 pF	6	10.5		1	11	1	11	ns
t <sub>PZL</sub> *				6	10.5		1	11	1	11	
t <sub>PHZ</sub> *	OE	Y	C <sub>L</sub> = 15 pF	7	11		1	12	1	12	ns
t <sub>PLZ</sub> *				7	11		1	12	1	12	
t <sub>PLH</sub>	A	Y	C <sub>L</sub> = 50 pF	7.5	10.5		1	12	1	12	ns
t <sub>PHL</sub>				7.5	10.5		1	12	1	12	
t <sub>PZH</sub>	OE	Y	C <sub>L</sub> = 50 pF	8	14		1	16	1	16	ns
t <sub>PZL</sub>				8	14		1	16	1	16	
t <sub>PHZ</sub>	OE	Y	C <sub>L</sub> = 50 pF	9	15.4		1	17.5	1	17.5	ns
t <sub>PLZ</sub>				9	15.4		1	17.5	1	17.5	

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54AHC16541		SN74AHC16541		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH^*}$	A	Y	$C_L = 15 \text{ pF}$	3.5	5	1	6	1	6	1	ns
$t_{PHL^*}$				3.5	5	1	6	1	6	1	
$t_{PZH^*}$	$\bar{OE}$	Y	$C_L = 15 \text{ pF}$	4.7	7.2	1	8.5	1	8.5	1	ns
$t_{PZL^*}$				4.7	7.2	1	8.5	1	8.5	1	
$t_{PHZ^*}$	$\bar{OE}$	Y	$C_L = 15 \text{ pF}$	5	7.5	1	8	1	8	1	ns
$t_{PLZ^*}$				5	7.5	1	8	1	8	1	
$t_{PLH}$	A	Y	$C_L = 50 \text{ pF}$	5	7	1	8	1	8	1	ns
$t_{PHL}$				5	7	1	8	1	8	1	
$t_{PZH}$	$\bar{OE}$	Y	$C_L = 50 \text{ pF}$	6.2	9.2	1	10.5	1	10.5	1	ns
$t_{PZL}$				6.2	9.2	1	10.5	1	10.5	1	
$t_{PHZ}$	$\bar{OE}$	Y	$C_L = 50 \text{ pF}$	6	8.8	1	10	1	10	1	ns
$t_{PLZ}$				6	8.8	1	10	1	10	1	

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

#### output-skew characteristics, $C_L = 50 \text{ pF}$ (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	SN74AHC16541			UNIT	
				$T_A = 25^\circ\text{C}$		MIN	MAX	
				MIN	MAX			
$t_{sk(o)}$	A	Y	$3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	1.5	1	1	ns
			$5 \text{ V} \pm 0.5 \text{ V}$					

NOTE 4: Characteristics are determined during product characterization and ensured by design.

#### noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ (see Note 5)

PARAMETER	SN74AHC16541			UNIT
	MIN	TYP	MAX	
$V_{OL(P)}$	0.8			V
$V_{OL(V)}$	-0.8			V
$V_{OH(V)}$	4.7			V
$V_{IH(D)}$	3.5			V
$V_{IL(D)}$	1.5			V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

#### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	No load, $f = 1 \text{ MHz}$	12	pF




# SN54AHC16541, SN74AHC16541

## 16-BIT BUFFERS/DRIVERS



### WITH 3-STATE OUTPUTS

SCLS332 - MARCH 1996

#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PZL</sub> /t <sub>PZL</sub>	V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms