


Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



IRF540
IRF541
IRF542

TMOS POWER FETs
24 and 27 AMPERES
 $r_{DS(on)} = 0.085 \text{ OHM}$
60 and 100 VOLTS
 $r_{DS(on)} = 0.11 \text{ OHMS}$
100 VOLTS



CASE 221A-04
(TO-220AB)

MAXIMUM RATINGS


Rating	Symbol	IRF			Unit
		540	541	542	
Drain-Source Voltage	V_{DS}	100	60	100	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	100	60	100	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current	I_D			Adc	
Continuous, $T_C = 25^\circ\text{C}$		27	24		
$T_C = 100^\circ\text{C}$		17	15		
Peak, $T_C = 25^\circ\text{C}$		108	96		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125		Watts	
		1		$W/^\circ\text{C}$	
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C/W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	$^\circ\text{C}$

See the MTP25N10 Designer's Data Sheet for a complete set of design curves for the product on this data sheet.

OUTLINE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
 3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.54	0.58	0.025	0.025
F	3.81	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.26	0.35	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

IRF540-542

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	IRF540, IRF542 IRF541	V _{(BR)DSS}	100 60	— —	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	— —	0.2 1	mA _{dc}
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nA _{dc}
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nA _{dc}

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)		V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 15 A _{dc})	IRF540, IRF541 IRF542	r _{DS(on)}	— —	0.085 0.11	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 2.3 Vdc) (V _{DS} ≥ 2.6 Vdc)	IRF540, IRF541 IRF542	I _{D(on)}	27 24	— —	A _{dc}
Forward Transconductance (V _{DS} ≥ 2.3 V, I _D = 15 A) (V _{DS} ≥ 2.6 V, I _D = 15 A)	IRF540, IRF541 IRF542	g _{FS}	6.0 6.0	— —	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	1600	pF
Output Capacitance		C _{oss}	—	800	
Reverse Transfer Capacitance		C _{rss}	—	300	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} = 30 V, I _D = 15 Apk, R _{gen} = 4.7 Ohms)	t _{d(on)}	—	30	ns
Rise Time		t _r	—	60	
Turn-Off Delay Time		t _{d(off)}	—	80	
Fall Time		t _f	—	30	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	40 (Typ)	60	nC
Gate-Source Charge		Q _{gs}	17 (Typ)	—	
Gate-Drain Charge		Q _{gd}	23 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.5 (Typ)	2.3 ⁽¹⁾	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L _d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L _s	7.5 (Typ)	—	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(1) Add 0.1 V for IRF540 and IRF541.