

FEATURES

Four Independent Channels

Voltage IN, Voltage OUT

No External Parts Required

8 MHz Bandwidth

Four-Quadrant Multiplication

Voltage Output; $W = (X \times Y)/2.5 \text{ V}$

0.2% Typical Linearity Error on X or Y Inputs

Excellent Temperature Stability: 0.005%

$\pm 2.5 \text{ V}$ Analog Input Range

Operates from $\pm 5 \text{ V}$ Supplies

Low Power Dissipation: 150 mW typ

Spice Model Available

APPLICATIONS

Geometry Correction in High-Resolution CRT Displays

Waveform Modulation & Generation

Voltage Controlled Amplifiers


Automatic Gain Control

Modulation and Demodulation

FUNCTIONAL BLOCK DIAGRAM

18-Lead Epoxy DIP (P Suffix)

18-Lead Wide Body SOIC (S Suffix)



GENERAL DESCRIPTION

The MLT04 is a complete, four-channel, voltage output analog multiplier packaged in an 18-pin DIP or SOIC-18. These complete multipliers are ideal for general purpose applications such as voltage controlled amplifiers, variable active filters, "zipper" noise free audio level adjustment, and automatic gain control. Other applications include cost-effective multiple-channel power calculations ($I \times V$), polynomial correction generation, and low frequency modulation. The MLT04 multiplier is ideally suited for generating complex, high-order waveforms especially suitable for geometry correction in high-resolution CRT display systems.

Fabricated in a complementary bipolar process, the MLT04 includes four 4-quadrant multiplying cells which have been laser-trimmed for accuracy. A precision internal bandgap reference normalizes signal computation to a 0.4 scale factor. Drift over temperature is under 0.005%/°C. Spot noise voltage of 0.3 $\mu\text{V}/\sqrt{\text{Hz}}$ results in a THD + Noise performance of 0.02% (LPF = 22 kHz) for the lower distortion Y channel. The four 8 MHz channels consume a total of 150 mW of quiescent power.

The MLT04 is available in 18-pin plastic DIP, and SOIC-18 surface mount packages. All parts are offered in the extended industrial temperature range (-40°C to +85°C).




Figure 1. Gain & Phase vs. Frequency Response




Figure 2. THD + Noise vs. Frequency

MLT04—SPECIFICATIONS (V_{CC} = +5 V, V_{EE} = -5 V, V_{IN} = ±2.5 V_P, R_L = 2 kΩ, T_A = +25°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
MULTIPLIER PERFORMANCE ¹						
Total Error ² X	E _X	2.5 V < X < +2.5 V, Y = +2.5 V	5	+2	5	% FS
Total Error ² Y	E _Y	-2.5 V < Y < +2.5 V, X = +2.5 V	5	±2	5	% FS
Linearity Error ³ X	LE _X	-2.5 V < X < +2.5 V, Y = +2.5 V	1	±0.2	+1	% FS
Linearity Error ³ Y	LE _Y	-2.5 V < Y < +2.5 V, X = +2.5 V	1	±0.2	+1	% FS
Total Error Drift	TCE _X	X = -2.5 V, Y = 2.5 V, T _A = -40°C to +85°C		0.005		%/°C
Total Error Drift	TCE _Y	Y = -2.5 V, X = 2.5 V, T _A = -40°C to +85°C		0.005		%/°C
Scale Factor ⁴	K	X = +2.5 V, Y = ±2.5 V, T _A = -40°C to +85°C	0.38	0.40	0.42	1/V
Output Offset Voltage	Z _{OS}	X = 0 V, Y = 0 V, T _A = -40°C to +85°C	50	±10	50	mV
Output Offset Drift	TCZ _{OS}	X = 0 V, Y = 0 V, T _A = -40°C to +85°C		50		μV/°C
Offset Voltage, X	X _{OS}	X = 0 V, Y = ±2.5 V, T _A = -40°C to +85°C	50	±10.5	50	mV
Offset Voltage, Y	Y _{OS}	Y = 0 V, X = ±2.5 V, T _A = -40°C to +85°C	50	±10.5	50	mV
DYNAMIC PERFORMANCE						
Small Signal Bandwidth	BW	V _{OUT} = 0.1 V rms		8		MHz
Slew Rate	SR	V _{OUT} = ±2.5 V	30	53		V/μs
Settling Time	t _S	V _{OUT} = Δ2.5 V to 1% Error Band		1		μs
AC Feedthrough	FT _A	X = 0 V, Y = 1 V rms (ω f = 100 kHz)		65		dB
Crosstalk @ 100 kHz	CT _A	X = Y = 1 V rms Applied to Adjacent Channel		90		dB
OUTPUTS						
Audio Band Noise	E _N	f = 10 Hz to 50 kHz		76		μV rms
Wide Band Noise	E _N	Noise BW = 1.9 MHz		380		μV rms
Spot Noise Voltage	e _N	f = 1 kHz		0.3		μV/√Hz
Total Harmonic Distortion	THD _X	f = 1 kHz, LPF = 22 kHz, Y = 2.5 V		0.1		%
	THD _Y	f = 1 kHz, LPF = 22 kHz, X = 2.5 V		0.02		%
Open Loop Output Resistance	R _{OUT}			40		Ω
Voltage Swing	V _{PK}	V _{CC} = +5 V, V _{EE} = -5 V	±3.0	±3.3		V _P
Short Circuit Current	I _S			30		mA
INPUTS						
Analog Input Range	IVR	GND = 0 V		2.5	±2.5	V
Bias Current	I _B	X = Y = 0 V		2.3	10	μA
Resistance	R _{IN}			1		MΩ
Capacitance	C _{IN}			3		pF
SQUARE PERFORMANCE						
Total Square Error	E _{SQ}	X = Y = 1		5		% FS
POWER SUPPLIES						
Positive Current	I _{CC}	V _{CC} = 5.25 V, V _{EE} = -5.25 V		15	20	mA
Negative Current	I _{EE}	V _{CC} = 5.25 V, V _{EE} = 5.25 V		15	20	mA
Power Dissipation	P _{DISS}	Calculated = 5 V × I _{CC} + 5 V × I _{EE}		150	200	mW
Supply Sensitivity	PSSR	X = Y = 0 V, V _{CC} = Δ5% or V _{EE} = Δ5%			10	mV/V
Supply Voltage Range	V _{RANG}	For V _{CC} & V _{EE}		±4.75	±5.25	V

NOTES

¹Specifications apply to all four multipliers.

²Error is measured as a percent of the ±2.5 V full scale, i.e., 1% FS = 25 mV.

³Scale Factor K is an internally set constant in the multiplier transfer equation W = K × X × Y.

⁴Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltages V _{CC} , V _{EE} to GND	±7 V
Inputs X ₁ , Y ₁	V _{CC} , V _{EE}
Outputs W ₁	V _{CC} , V _{EE}
Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature (T _J max)	+150°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 10 sec)	+300°C
Package Power Dissipation	(T _J max T _A) / θ _{IA}
Thermal Resistance θ _{IA}		
PDIP-18 (N-18)	74°C/W
SOIC-18 (SOL-18)	89°C/W

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification are not implied.

ORDERING INFORMATION¹

Model	Temperature Range	Package Description	Package Option ²
MLT04GP	40°C to +85°C	18-Pin P-DIP	N-18
MLT04GS	-40°C to +85°C	18-Lead SOIC	SOL-18
MLT04GS-REEL	40°C to +85°C	18-Lead SOIC	SOL-18
MLT04GBC	+25°C	Die	

NOTES

¹For die specifications contact your local Analog sales office. The MLT04 contains 211 transistors.

²For outline information see Package Information section.