


DIGITAL POWER CONTROLLER

Features

- Single-Chip, Flash-based digital power controller
 - Supports isolated and non-isolated applications
 - Enables new system capabilities such as:
 - Adaptive dead-time control for higher efficiency
 - Nonlinear control for faster transient response
 - Self diagnostics for higher reliability
 - Full PMBus command set implementation for system connectivity
- Highly integrated control solution:
 - High-speed digital hardware control loop
 - In-system programmable supervisory processor
 - Programmable system protection functions
 - Hardware cycle-by-cycle current limiting and OCP
 - External clock and frame synchronization inputs
 - Performs system management functions such as external power supply sequencing and fan control/monitoring

- In-system Flash programmable
 - Flash can also be used as NV memory for data storage
- Low cost, comprehensive development tool kit includes:
 - Graphical, easy-to-use system design tools
 - Integrated development environment
 - In-system, on-line debugger
 - Turnkey isolated 35 W digital half-bridge target board
- Typical Applications
 - Isolated and non-isolated DC/DC converters
 - AC/DC converters
- Fully Pb-free and ROHS compliant packages
 - 32-pin LQFP
 - 28-pin 5 x 5 mm QFN
 - Temp Range: -40 to +125 °C



Patents pending

Description

Si8250/1/2 provides all control and protection functions necessary to implement highly intelligent, fast response power delivery and management control systems for isolated and non-isolated power supplies. On-board processing capability enables intelligent control optimization for improved system performance and new capabilities such as serial connectivity via the PMBus or on-board UART. The Si8250/1/2 family is in-system Flash programmable enabling control and protection parameters such as system regulation and protection settings, start-up and shutdown modes, loop response, and modulation timing to be readily modified. The built-in high-speed control path provides loop updates every 100nS and provides pulse-by-pulse current limiting and over-current protection even while the internal CPU is disabled.

The Si825x family is supported by the Si8250DK development kit, which contains everything required to develop and program power supply applications with the Si825x family of digital controllers.



TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Benefits of Digital Power Control	
3. Product Description	
3.1. System Operation	16
3.2. Control Processor Functional Block Descriptions (Figure 1)	
3.3. System Management Processor Functional Block Descriptions	
4. Design Tools	
5. Example Applications	19
6. Layout Considerations	
7. Pin Descriptions—Si8250/1/2	
8. Ordering Guide	
9. Package Outline—32LQFP	
10. Package Outline—28QFN	
Document Change List	
Contact Information	



1. Electrical Specifications

Table 1. Absolute Maximum Ratings*

Parameter	Conditions	Min.	Тур.	Max.	Units
Ambient Temperature under Bias		– 55	_	+135	°C
Storage Temperature		-65	_	+150	°C
Voltage on any Port0 Pin with respect to GND		-0.3	_	5.5	V
Voltage on all other pins with respect to GND		-0.3	_	4.0	V
Voltage on VDD with respect to GND		-0.3	_	4.0	V
Maximum total current through VDD or GND		_	_	400	mA
Maximum output current sunk by RST or any Port pin		_	_	80	mA

*Note: Stresses above those listed under "2.1 Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 2. DC Electrical Specifications

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage		2.25	_	2.75	V
Supply Current, all Peripherals Enabled	Analog + digital supply current.	_	26	_	mA
Lockout mode supply current	Analog + digital supply current. (See Table 1 on page 4)	_	300	_	μΑ
Digital Supply Current (shutdown)	Oscillator not running, VDD monitor disabled	_	_	TBD	μΑ
Digital Supply RAM Data Retention Voltage		_	1.5	_	V

Table 3. Reference DAC Electrical Specifications TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Resolution		_	_	9	Bits
LSB Size		_	2.44	_	mV
Integral Nonlinearity (INL)		-2	_	+2	LSB
Differential Nonlinearity (DNL)		-1.0	_	+1.0	LSB
Settling Time	1/2 LSB change from 0 to full scale	_	2	_	μs
Turn-on Time		_	20	_	μs
Noise	2 MHz BW	_	1	_	mV_{PP}
Power Supply Rejection		_	70	_	db
Supply Current		_	220	_	μΑ
Shutdown Supply Current		_	0.1	_	μΑ

Table 4. ADC0 (12-Bit ADC) Specifications

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy				l	
Resolution		_	12	_	bits
Integral Nonlinearity		_	_	±2	LSB
Differential Nonlinearity	Guaranteed Monotonic	_	_	±1	LSB
Offset Error		_	±3		LSB
Full Scale Error	Differential mode	_	3		LSB
Offset Temperature Coefficient		_	TBD	_	ppm/°C
Dynamic Performance (10 kHz si	ne-wave Single-ended input, 0 to 1	dB belo	w Full S	cale, 200	0 ksps)
Signal-to-Noise Plus Distortion		_	64	_	dB
Total Harmonic Distortion	Up to the 5 th harmonic	_	83		dB
Spurious-Free Dynamic Range		_	–73	_	dB
Conversion Rate					
Conversion Time in SAR Clocks	Note 1	_	13		clocks
Track/Hold Acquisition Time	Note 2	1	_	_	μs
Throughput Rate		_	_	200	ksps
Analog Inputs					
Input Voltage Range		0	_	V_{REF}	V
Input Capacitance		_	15	_	pF
Temperature Sensor			1		
Linearity	Notes 3, 4	_	±TBD	_	°C
Gain	Notes 3, 4	_	1353	_	μV/°C
Offset	Notes 3, 4 (Temp = 0 °C)	_	488	_	mV
Power Specifications			II.	I	
Power Supply Current (V _{DD} supplied to ADC0)	Operating Mode, 200 ksps	_	780	_	μA
Power-On Time	After V _{REF} settle, before tracking begins	_	5	_	μs
Power Supply Rejection		_	TBD	_	mV/V

- An additional 2 F_{CLK} cycles are required to start and complete a conversion.
 Additional tracking time may be required depending on the output impedance connected to the ADC input.
- 3. Represents one standard deviation from the mean.
- 4. Includes ADC offset, gain, and linearity variations.



Table 5. ADC1 Specifications

 $TA = -40 \text{ to } +125 \,^{\circ}\text{C}$, $VDD = 2.5 \,\text{V}$, $SYSCLK = 25 \,\text{MHz}$, $PLLCLK = 200 \,\text{MHz}$ unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Sampling Frequency	ADCSP = 0	_	10	_	Msps
	ADCSP = 1	_	5	_	
Resolution		_	_	6	Bits
LSB Size		4	_	20	mV
Differential Input Voltage Range	Note 1	-32	_	+31	LSB
Common-mode input voltage range		0.8	_	1.3	V
Integral Nonlinearity		-2	_	+2	LSB
Differential Nonlinearity		-1	_	+1	LSB
Gain Error		_	5	_	%
Offset Error		_	3	_	mV
Input Bias Current		_	5	_	μA
Standby Mode Supply Current	disabled	_	0.1	_	μΑ
Operating Mode Supply Current		_	_	3	mA
Notos:	1		-1	-1	

Notes:

Table 6. DSP Filter Engine Electrical Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Resolution ¹		_	_	9	Bits
Dithering ²		_	_	6	Bits
Standby Mode Supply Current	disabled	_	0.1	_	μA

Notes:

- 1. Internal word length = 22 bits.
- 2. Up to a total 15 bits of resolution when dithering is enabled.

^{1.} LSB size (mV) is programmable using the RES[3:0] bits in the ADC1CN register.

Table 7. Peak Current Limit Detector Electrical Specifications

Parameter	Conditions	Min	Тур	Max	Units
IPK Input to DPWM Output Latency	10 mV Overdrive	_	45	_	ns
Threshold Detector Voltage	VT[3:0] = 0000	35	50	65	mV
	VT[3:0] = 0001	85	100	115	
	VT[3:0] = 0010	135	150	165	
	VT[3:0] = 0011	185	200	215	
	VT[3:0] = 0100	235	250	265	
	VT[3:0] = 0101	285	300	315	
	VT[3:0] = 0110	335	350	365	
	VT[3:0] = 0111	485	400	415	
	VT[3:0] = 1000	435	450	465	
	VT[3:0] = 1001	485	500	515	
	VT[3:0] = 1010	535	550	565	
	VT[3:0] = 1011	585	600	615	
	VT[3:0] = 1100	635	650	665	
	VT[3:0] = 1101	685	700	715	
	VT[3:0] = 1110	735	750	765	
	VT[3:0] = 1111	785	800	815	
Hysteresis	HYST[1:0] = 00	_	0	_	mV
	HYST[1:0] = 01	_	5		
	HYST[1:0] = 10	_	10	_	
	HYST[1:0] = 11	_	20	_	
Blanking Time	LEB[1:0] = 00, f _{PLL} = 200 MHz	_	0	_	ns
	LEB[1:0] = 01, f _{PLL} = 200 MHz	_	20	_	
	LEB[1:0] = 10, f _{PLL} = 200 MHz	_	40	_	
	LEB[1:0] = 11, f _{PLL} = 200 MHz	_	80	_	
Input Capacitance		_	4.5	_	pF
Input Bias Current		_	0.1	_	μA
Shutdown Supply Current	Enable bit = 0	_	0.1	_	μA
Active Supply Current	IIN = (Vt + 100 mVpp), 1.5 MHz sq. wave	_	100	_	μA

Table 8. DPWM Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Clock Frequency	DPWMSP[4:3] = 00	_	_	200	MHz
	DPWMSP[4:3] = 01	_	_	50	
	DPWMSP[4:3] = 1x	_	_	25	_
Resolution	No dithering	_	_	9	Bits
	Dithering enabled	_	_	15	_
Time Resolution	DPWMSP[4:3] = 00	5	_	_	ns
	DPWMSP[4:3] = 01	20	_	_	_
	DPWMSP[4:3] = 1x	40	_	_	_
SYNC Pulse set-up time	SYNC signal minimum LOW time before positive transition	3	_	_	DPWM clock cycles
PH Rise, Fall Time	50pF on pin	_	_	5	ns
Output Resistance High	I _{OUT} = –5 mA	_	75	_	Ω
Output Resistance Low	I _{OUT} = 8 mA	_	40	_	Ω
Shutdown Supply Current		_	_	0.1	μΑ

Table 9. Bandgap Voltage Reference Specs

Parameter	Conditions	Min	Тур	Max	Units
Output Voltage		_	1.20	_	V
Temperature Stability		-1	_	+1	%
Turn-on Response	(0.01%, 4.7 μF)	_	6.5	_	ms
	no load	_	2	_	μs
Noise	4.7 µF	_	2	_	μV (RMS)
Bandgap Current		_	60	_	μΑ
Reference Buffer Current		_	30	_	μΑ
Power supply rejection		_	50	_	dB

Table 10. Comparator Specifications TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Vin		0	_	V_{DD}	V
Low-Speed Supply Current		_	8	_	μΑ
Full-speed Supply Current		_	225	_	μΑ
Hysteresis	CP0HYP[1:0] = 00	_	0	_	mV
	CP0HYP[1:0] = 01	_	7	_	
	CP0HYP[1:0] = 10	_	14	_	
	CP0HYP[1:0] = 11	_	28	_	
	CP0HYN[1:0] = 00	_	0	_	
	CP0HYN[1:0] = 01	_	- 7	_	
	CP0HYN[1:0] = 10	_	-14	_	
	CP0HYN[1:0] = 11	_	-28	_	
Response Time	Low Power Mode, 25 mV Overdrive	_	180	_	ns
	High-Speed Mode, 25 mV Overdrive	_	25	_	
Input Capacitance		_	5	_	pF
CMRR		_	50	_	db
Input offset		_	5	_	mV

Table 11. Reset Electrical Characteristics

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I _{OL} = 8.5mA, VDD = 2.5V	_	_	0.7	V
RST Input High Voltage		0.7 x V _{DD}	_	_	V
RST Input Low Voltage		_	_	0.3 x V _{DD}	V
RST Input Pull-up Current	RST = 0.0	_	25	TBD	μΑ
VDD POR Threshold		2.0	2.1	2.2	V
Missing clock detector timeout	Time from last system clock ris- ing edge to start of reset	_	250	650	μs
Reset time delay	Delay between release of any reset source and code execution at location 0x0000	5.0		_	μs
Minimum RST Low time to generate a System Reset		6.5		_	μs
VDD monitor turn-on time		100	_	_	μs
VDD monitor supply current		_	40	_	μΑ

Table 12. Flash Electrical Characteristics

TA = -40 to +125 °C, VDD = 2.25 V -2.75 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Flash Size	Si8250	32768 ⁽¹⁾	_	_	bytes
	Si8251, Si8252	16383 ⁽¹⁾	_	_	-
Endurance		10 K	100 K	_	Erase/Write
Read Cycle Time		TBD	_	_	ns
Erase Cycle Time	50 MHz System Clock	32	_	48	ms
Write Cycle Time	50 MHz System Clock	76	_	114	μs
Notes:	+				

1. The last 512 bytes of memory are reserved.

Table 13. Port I/O DC Electrical Characteristics

TA = -40 to +125 °C, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
Port0 Input Voltage Tolerance	push-pull	_	_	V _{DD} + 0.7	V
	open-drain	_	_	5.5	
Port1 Input Voltage Tolerance		_	_	V _{DD} + 0.7	
Output High Voltage	I _{OH} = -3 mA, Port I/O push-pull	V _{DD} – 0.4	_	_	V
	I _{OH} = –10 μA, Port I/O push-pull	V _{DD} – 0.1	_	_	
	I _{OH} = -10 mA, Port I/O push-pull	_	V _{DD} – 0.8	_	
Output Low Voltage	I _{OL} = 8.5 mA	_	_	0.6	V
	I _{OL} = 10 μA	_	_	0.1	
	I _{OL} = 25 mA	_	1.25	_	
Input High Voltage		(0.7) V _{DD}	_	_	V
Input Low Voltage		_	_	(0.3) V _{DD}	V
Input Leakage Current	Weak Pullup Off	_	_	±10	μA
	Weak Pullup On, V _{IN} = 0 V	_	20	50	

Table 14. PLL Specifications

Parameter	Conditions	Min	Тур	Max	Units
Stabilization Time		_	30	_	μs
Input Frequency Range		15	_	25	MHz
PLL Frequency		_	200		MHz
Cycle-to-cycle jitter		_	250	_	ps
Supply current		_	15	_	mA
Shutdown current		_	0.1	_	μΑ

Table 15. 25MHz Oscillator Specifications

TA = -40 to +125 °C, VDD = 2.5 V, SYSCLK = 25 MHz, PLLCLK = 200 MHz unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Frequency		_	24.5	_	MHz
Start-up time		_	100	_	μs
Power supply sensitivity		_	0.3	_	%/V
Temperature coefficient		_	50	_	PPM/°C
Supply current		_	450	_	μA
Shutdown current		_	0.1	_	μA

Table 16. Low Frequency Oscillator (LFO) Specifications

Parameter	Conditions	Min	Тур	Max	Units
Frequency		_	80	_	kHz
Start-up time		_	100	_	μs
Power supply sensitivity		_	1.7	_	%/V
Temperature coefficient		_	1000	_	PPM/°C
Supply current		_	4	_	μA
Shutdown current		_	0.1	_	μA

2. Benefits of Digital Power Control

Digitally controlled power systems have the following key advantages over analog implementations:

- In-system programmability: Virtually all aspects of digital controller behavior can be changed in software locally or remotely, and without hardware modification. This benefits the system in several ways:
 - Hardware designs can be segregated into base platforms (for example, by form factor or output power), and optimized to the end application in software. This lowers development costs by reducing the total number of hardware designs required to address a given application segment.
 - The controller's ability to readily accept change makes possible low-cost, custom power supply versions with relatively short lead-time.
 - The cost and risk of field configuration and/or updating is greatly reduced, lowering the overhead associated with customer support.
- More advanced control algorithms: Power supply design with fixed-function analog components leads to many performance trade-offs. For example, analog compensator design routinely trades stability for higher loop bandwidth, and places the required poles and zeros using passive components. The "ifthen-else" decision-making capability of digital control can change loop bandwidth as needed for optimum control response. For example the controller can operate the compensator at a relatively low bandwidth during steady-state operation, but significantly extend bandwidth during a transient. This adaptive response concept can be applied to improve other operating parameters such as efficiency.
- Power Efficiency Optimization: In a switched mode power supply, it is desirable to maintain high power efficiency over a wide range of loads. Software algorithms can optimize efficiency at every point of line and load. For example, the software can adjust dead time with changes load, disable synchronous rectification at low loads, or take other measures to maximize efficiency.

- Higher operating precision: Switch timing, control response and protection setting thresholds in analog systems are typically determined by the values of external passive components. These components typically have a wide tolerance and vary with temperature and time. Designers must allow for these tolerances when considering worst case operating conditions. Digital control offers tighter parameter tolerances with greatly reduced temperature/time variations resulting in improved worst-case operating specifications.
- Power management and power delivery functions in a single package: Power management functions, such as external supply sequencing, PMBus communication support and fan control can be performed by the digital controller, eliminating dedicated external components.
- System connectivity: PMBus and other emerging communication protocols enable system processors to communicate with the power supply to obtain data and command action. For example, the system processor may request the power supply operating history, perform self-diagnostics or change system settings without taking the supply off-line. Communications with the system controller enables notification of a pending power supply failure, enhancing system reliability. This attribute also reduces the cost and complexity of field configurations and upgrades.
- <u>Higher integration/smaller size/lower cost</u>: Many discrete circuits can be transformed to lines of software code, eliminating components and saving cost. The digital controller can be used to execute self-diagnostic routines during production test thereby reducing test time and saving cost. The small physical size of the Si8250 in particular (5 x 5 mm) saves board space.



3. Product Description




Figure 1. Functional Block Diagram




Figure 2. Si8250 Top-Level Block Diagram



3.1. System Operation

Figure 2 shows the Si8250/1/2 controlling a non-isolated DC/DC converter operating in digital voltage mode control. The output voltage signal connects to the VSENSE input through a resistive divider, limiting the common mode voltage range applied to ADC1 to a maximum of VREF. The equivalent resistance of the divider and the capacitor form an anti-aliasing filter with a cutoff frequency equal to ADC1 sampling frequency of divided by 2 (the amplitudes of frequencies above fS/2 must be minimized to prevent aliasing).

Differential ADC1 and the DSP Filter Engine together perform the same function as an analog error amplifier and associated RC compensation network. ADC1 digitizes the difference between the scaled output voltage and a programmable reference voltage provided by the REFDAC. The ADC1 output signal is frequency compensated (in digital domain) by the DSP Filter Engine. The resulting output from the DSP Filter Engine is a digital code that represents the compensated duty cycle ratio, u(n). The digital PWM generator (DPWM) directly varies output timing to the external gate drivers based on the value of u(n) until the difference between VSENSE and ADC1 reference level is driven to zero.

Sensing circuitry within the power stages (current transformer, sense amp, etc.) provides a signal representative of inductor or transformer current. This signal connects to the pulse-by-pulse current limiting hardware in the Si8250/1/2 via the IPK input pin. This current limiting circuitry is similar to that found in a voltage mode analog PWM. It contains a fast analog comparator and a programmable leading-edge blanking circuit to prevent unwanted tripping of the current sensing circuitry on the leading edge of the current pulse. Current limiting occurs when the sensed current exceeds the programmed threshold. When this occurs, the on-going active portions of the PWM outputs are terminated. A programmable OCP counter keeps track of the number of consecutive current limit cycles, and automatically shuts the supply down when the accumulated number of limit cycles exceeds the programmed maximum.

The System Management Processor is based on a 50 million instruction per second (MIPS) 8051 CPU and dedicated A/D converter (ADC0). ADC0 digitizes key analog parameters that are used by the MCU to provide protection, as well as manage and control other aspects of the power system. On-board digital peripherals include: timers, an SMBus interface port (for PMBus or other protocols); and a universal asynchronous receiver/transmitter (UART) for serial communications, useful for communicating across an isolation boundary.

The System Management Processor serves several purposes, among these are:

- 1. Continuously optimizes Control Processor operation (e.g. efficiently optimization)
- 2. Executes user-specific algorithms (e.g. support for proprietary system interfaces)
- 3. Provides regulation for low-bandwidth system variables (e.g. VIN feed-forward)
- 4. Performs system fault detection and recovery
- 5. Provides system housekeeping functions such as PMBus communication support
- 6. Manages external device functions (e.g. external supply sequencing, fan control/monitoring)

The Si8250/1/2 system development requires using the Si8250DK, a comprehensive development kit providing all required hardware and software for control system design. It comes complete with pre-written and verified application software, and a set of tools that enable the user to adapt this software to the end application. It also includes a turnkey isolated half-bridge DC/DC converter based on the Si8250/1/2 for evaluation and experimentation.

3.2. Control Processor Functional Block Descriptions (Figure 1)

ADC 1: Differential input, 10 Msps control loop analogto-digital converter. ADC1 digitizes the difference between the Vsense input and the programmable voltage reference level from the REFDAC. ADC1 can be operated at either 5 Msps or 10 Msps and has a programmable LSB size to prevent limit cycle oscillation (Limit cycle oscillation can also be avoided using dithering to increase DPWM resolution). ADC1 has programmable conversion rates of 10 Msps and 5 Msps to accommodate a wide loop gain range. ADC1 also contains a hardware transient detector that interrupts the CPU at the onset of an output load or unload transient. The CPU responds by executing specific algorithms to accelerate output recovery. These algorithms may include increasing loop bandwidth or other measures.

REFDAC: 9-bit digital-to-analog converter provides the output voltage reference setting. The REFDAC uses the on-board band gap as its voltage reference, or can be referenced to an external voltage reference source. REFDAC is used for output voltage calibration, margining and positioning. The CPU continuously manages the REFDAC during soft-start and soft-stop.

<u>DSP Filter Engine</u>: This two-stage loop compensation filter is the functional equivalent of an active RC compensation in an analog control scheme. The first filter stage is a PID filter providing one pole and two



zeros. The second stage is selectable: a two-pole low-pass filter (LPF) for the fastest possible response, or SINC (multiple zero) decimation filter for relatively quieter operation. The PID plus the LPF result in a three pole, two zero composite filter, while the PID plus the SINC results in a single pole, multiple zero composite filter. The SINC filter provides zeros at intervals equal to $f_{\rm S}/(2^*{\rm DEC})$ where DEC is the decimation ratio (i.e. ratio of input to output sampling rate). DEC is a software-programmable parameter, and can be programmed such that zero placement occurs that the PWM frequency and its harmonics. This creates more than 100 db attenuation at these frequencies providing lower system noise levels.

The end-to-end response of the filter is defined using only six software parameters, and can be reprogrammed during converter operation to implement nonlinear control response for improved transient resolution.

As described in the ADC1 section above, limit cycle oscillation can be avoided by increasing ADC1 LSB size to allow the DPWM LSB to fit within a single ADC1 output code (i.e. zero-error bin). However in some applications, it may not be desirable to lower ADC1 sensitivity. For such applications, limit cycle oscillation can be avoided by dithering the DPWM output. The DSP Filter Engine contains a pseudo-random, broadband noise generator - mixing this noise into the filter output randomly moves the gate control output(s) over a range of 1 LSB, such that the time-averaged resolution of the DPWM is increased.

The filter response is programmed using S-domain design tools included in the Si8250DK development kit, greatly minimizing software writing tasks.

<u>Pulse-by-pulse</u> <u>Current</u> <u>Limiter/OCP</u>: High-speed comparator with 4-bit DAC threshold generator and 2-bit programmable leading-edge blanking delay generator. The comparator output causes the DPWM to terminate the on-going portions of the active outputs when the peak current signal applied to the IPK input exceeds the threshold setting. Hardware performs an OCP supply shutdown when the number of consecutive current limit events equals a programmed maximum.

<u>DPWM</u>: Output generator may be programmed for pulse width (PWM) or phase-shift modulation using design tools contained in the Si8250DK design kit. The DPWM may be modulated by the front-end of the Control Processor (ADC1 and DSP Filter Engine); or by the CPU. The DPWM has individually programmable stop states for supply off (disable) and OCP. Software bypass mode allows the CPU to force selected outputs high or low while the remaining outputs continue normal

operation. The DPWM includes an external SYNC input and ENABLE input, both of which can be connected to the I/O pins. The Enable is a logic input used to turn the power supply on and off. It can be configured to be active high or active low. The SYNC input allows the start of each switching cycle to be synchronized to an external clock source, including another Si8250/1/2.

3.3. System Management Processor Functional Block Descriptions

ADC0: Self-sequencing, 10-input, 200 Ksps analog-todigital converter. This general-purpose ADC acquires other analog system parameters for supplemental control by the CPU (e.g. dead time control using average input current as the control variable). ADC0 also converts the output of the on-board temperature Eight of the ten analog inputs may be connected to the I/O pins for external interface. The remaining two analog inputs (Vsense and Temp Sensor) are internally connected. When placed in Auto Sequencing mode, ADC0 automatically converts, stores and limit-checks each analog input, and interrupts the CPU when a converted result is outside of its programmed range. This feature greatly facilitates protection functions because all measurement and comparison operations are automated.

<u>Temperature Sensor</u>: This sensor measures the die temperature of the Si8250/1/2. It can achieve 3 C accuracy with a single-point calibration and 1 C with a two-point calibration. The temperature output signal is digitized by ADC0.

8051 CPU: 50MIPS CPU core with 1K of SRAM and up to 32 kB of Flash memory. This processor has its own on-board oscillator and PLL, reset sources and real-time in-system hardware debug interface eliminating the need for external processor supervisors, timebases, and "emulators". The CPU has an external interrupt (INT0/) that can be connected to an external device via the I/O pins. When interrupted, the CPU suspends execution of the current task, and immediately vectors to an interrupt service routine specifically designed to handle the interrupting device.

<u>Digital peripherals</u>: Peripherals include: four 16-bit timers, a three-channel programmable counter array (PCA), each channel useful as a PWM, an SMBus port useful as a PMBus interface, a UART (useful as a serial data port for isolated applications, and two 8-bit I/O port latches for logic control outputs.



4. Design Tools

The Si8250DK development kit (Figure 3) contains everything required to develop applications with the Si825x family of digital power controllers. This kit supports all phases of power supply development from controller design through real-time system debugging. It also includes a turnkey, 35 W isolated DC/DC target board for evaluation and experimentation.



Figure 3. Si8250DK Development Kit





Figure 4. Software Download to Si8250

Mounted in Power Supply






Figure 5. Timing Design Tool (Top) and Buck Regulator Compensation Tool (Bottom)

The tool set enables the user to configure pre-written application software included in the kit to his application using a set of PC-based graphical user interface (GUIs). These GUIs (Figure 5) allow the user to quickly and easily specify and verify system timing, loop compensation and protection settings, and compile and download the resulting code into the Si8250/1/2 (Figure 4).



5. Example Applications

<u>Isolated DC/DC Converter</u>: A 35 W, 400 kHz Si8250-based half bridge converter is shown in Figure 6. This circuit is the same as that of the target (evaluation) board shipped in the Si8250DK development kit.




Figure 6. Isolated Half-Bridge DC/DC Converter

The Si8250/1/2 is located on the secondary-side of the power supply for optimum transient response. DPWM outputs PH3 and PH4 control gates of the synchronous rectifiers via a dual driver I.C. DPWM outputs PH1 and PH2 control the gates of the primary-side switching transistors with isolation provided by a Silicon Laboratories isolator. A current transformer circuit provides peak current sensing. Primary side analog parameters (input voltage and current and the filter node voltage) are digitized by a Silicon Laboratories C8051F300 microcontroller and passed to the Si8250/1/2 using the on-board UART through additional channels of the isolator I.C. to the Si8250/1/2. The Si8250/1/2 is uses the application software included with the Si8250DK development kit after being configured for the half-bridge application using the tools supplied in the kit.

When power is applied, the CPU executes an internal reset followed by initialization of all parameters. The Si8250/1/2 remains in a low-power state, monitoring digitized VIN data from the primary-side MCU until VIN is within specified limits. At this time, the controller is fully enabled and executes soft-start by monitoring Vout while sequentially incrementing the loop voltage reference (REFDAC) until the supply output voltage is within specified range, at which time steady-state operation begins.

During steady-state operation, the MCU operates in interrupt mode where hardware events divert program execution to specific routines in priority order.



<u>Single Phase POL (point of load) converter</u>: A 65 W, 400 KHz Si8252 based single phase POL converter block diagram is shown in Figure 7. DPWM outputs PH1 and PH2 control the gates of the buck and synchronous switching transistors. A lossless current sensing method that relies on the resistor and inductance of the inductor is used to measure the current for over current protection. The input voltage is measured using resistor divider network and analog input port AIN0 of 12bit, 200 kHz ADC0.




Figure 7. Single-phase POL Block Diagram

When power is applied, the CPU executes an internal reset followed by initialization of all parameters. The Si8252 remains in a low-power state, monitoring digitized VIN data until VIN is within specified limits. At this time, the controller is fully enabled and executes soft-start by monitoring output voltage while sequentially incrementing the loop voltage reference (REFDAC) until the supply output voltage is within specified range, at which time steady-state operation begins.

As in the previous half-bridge example, transient response is improved by adjusting loop gain at the onset of a transient (i.e. nonlinear control). The efficiency of the POL converter can be optimized over the complete load range by dynamically adjusting the dead-times. Typical efficiency simulation results for the POL are shown in Figure 8. In this case, the single-phase POL operates at a PWM frequency of 400 kHz with an output voltage of 3.3 V and an input voltage range of 10 to 15 V. The curve shows the efficiency with an input voltage of 12.0 V.




Figure 8. POL Efficiency



6. Layout Considerations

The mixed-signal nature of the Si8250/1/2 mandates clean bias supplies and ground returns. It is best to provide separate ground planes for analog, digital and power switch returns. These planes should tie together at only one point to eliminate the possibility of circulating ground currents.

For best performance, the VDD supply should be decoupled from the main supply. The LQFP-32 package provides the best noise performance because it has separate analog and digital VDD and ground inputs (AVDD, AGND). As shown in Figure 9, the AVDD is decoupled by a filter consisting of a 1 Ω resistor in series with a 500 mA, 40 Ω ferrite bead and a parallel combination of a 10 uF with a 0.1 uF high-frequency bypass capacitor. All connections should be kept as short as possible. The VDDA and GNDA should be connected into their respective ground planes. The QFN-28 package shares analog and digital power with ground on the same pins. Power supply decoupling is shown in Figure 10. Again, all connections should be kept as short as possible.




Figure 9. Power Supply Connections for LQFP-32 Package




Figure 10. Power Supply Connections for QFN-28 Package



Si8250/1/2

In both cases, the bias supplies must be filtered using low ESR/ESL capacitors placed close to the IC pins.

Thick copper traces should be connected to the bias pins (VDD, VDDA) and the ground pins (GND, GNDA) to reduce resistance and inductance. The copper routings from the drivers to the FETs should be kept short and wide, especially in very high frequency applications, to reduce inductance of the traces so that the drive signals can be kept clean.

Connections between VSENSE and the output voltage must be kept absolutely as short as possible to minimize inductance and parasitic ringing effects. It is best to locate the Si8250/1/2 as close to the output voltage terminal as possible and use a Kelvin connection to ensure to difference in ground potential between the Si8250/1/2 and the output voltage ground return.

Most applications will require access to the debug pins. These pins are susceptible to damage from electrostatic discharge (ESD). It is therefore recommended the debug circuit interface use the input protection circuitry shown in Figure 11.




Figure 11. Debug Interface Pin Protection Circuit

7. Pin Descriptions—Si8250/1/2




Figure 12. Example Pin Configurations

Table 17. Pin Descriptions

Name	QFN-28 Pin #	LQFP-32 Pin#	Туре	Description
RST/C2CK	1	1	D I/O	Reset input or bidirect debug clock
IPK	2	2	AIN	Inductor current input
VSENSE	3	3	AIN	Output voltage feedback input
GND	4	_	AIN	Ground
GNDA	_	4	AIN	Ground
VDD	5	_	AIN	Power supply input
VDDA	_	5	AIN	Power supply input
VREF	6	6	AIN	External voltage reference input
P1.0/VIN or AIN0	7	7	D I/O or AIN	Port 1 I/O or scaled power supply input voltage or ADC input 0
P1.1/AIN1	8	8	D I/O or AIN	Port 1 I/O or ADC input 1
P1.2/AIN2	9	9	D I/O or AIN	Port 1 I/O or ADC input 2
P1.3/AIN3	10	10	D I/O or AIN	Port 1 I/O or ADC input 3
P1.4/AIN4	11	11	D I/O or AIN	Port 1 I/O or ADC input 4
GND	_	12	AIN	Ground
VDD	_	13	AIN	Power supply input
P1.5/AIN5	12	14	D I/O or AIN	Port 1 I/O or ADC input 5
P1.6/AIN6	13	15	D I/O or AIN	Port 1 I/O or ADC input 6
P1.7/ AIN7/C2D	14	16	D I/O, DIN or AIN	Port 1 I/O or ADC input 7 or C2 Data



Table 17. Pin Descriptions (Continued)

Name	QFN-28 Pin#	LQFP-32 Pin#	Туре	Description
P0.7	15	17	D I/O	Port 0 I/O
P0.6	16	18	D I/O	Port 0 I/O
P0.5	17	19	D I/O	Port 0 I/O
P0.4	18	20	D I/O	Port 0 I/O
P0.3/XCLK	19	21	D I/O	Port 0 I/O
P0.2	20	22	D I/O	Port 0 I/O
P0.1	21	23	D I/O	Port 0 I/O
P0.0	22	24	D I/O	Port 0 I/O or bidirectional debug data
PH6	23	25	DOUT	Phase 6 switch control output
PH5	24	26	DOUT	Phase 5 switch control output
PH4	25	27	DOUT	Phase 4 switch control output
VDD	_	28	AIN	Power supply input
GND	_	29	AIN	Ground
PH3	26	30	DOUT	Phase 3 switch control output
PH2	27	31	DOUT	Phase 2 switch control output
PH1	28	32	DOUT	Phase 1 switch control output

Pin Functions:

<u>RST/C2CK</u>: CPU reset or debug tool clock. Driving this pin low resets the CPU. This pin is also clocked by the USB debug adaptor during debug.

<u>IPK</u>: Input to the peak current detector for pulse-by-pulse current limiting and over-current protection shutdown control.

<u>VSENSE</u>: ADC1 inverting input. This is the voltage feedback input for the Si8250. The maximum allowable signal is VREF.

<u>GND</u>: Digital ground for the 32LQFP package, and the main ground for the 28MLP package.

GNDA: Analog ground for 32LQFP only.

VDD: Digital supply voltage for the 32LQFP package, and main supply voltage for the 28MLP package.

VDDA: Analog supply for 32LQFP only.

<u>P1.0/VIN or AIN0</u>: Programmable multifunction I/O pin. This pin can be software configured to be either a Port 1 digital input or output, or an ADC0 input at AMUX address 0. If used in a non-isolated application, positive input supply voltage must be tied to this input through a resistor divider and anti-aliasing capacitor to minimize the frequencies above fS/2 (100Khz) to prevent aliasing. Isolated applications may use this input as general-purpose digital I/O or analog input.

<u>P1.1 or AIN1–P1.7 or AIN7</u>: Programmable multifunction I/O pins. These pins can be software configured to be a Port 1 digital input or output, or an ADC0 input. P1.7 also serves as the debug data input (C2D) and is used during debug by the USB debug adaptor. P1.7 may be used as general-purpose digital I/O when not in debug mode. Any of the digital peripherals may be programmed to connect to these pins.

<u>P0.0–P0.7</u>: Programmable multifunction I/O pins. These pins can be software configured to be either a Port 1 digital input or output, or an ADC0 input. Any of the digital peripherals (including the ENABLE input) may be programmed to connect to these pins. P0.3 may be programmed to serve as an external (25MHz nominal) clock input.

<u>PH1–PH6</u>: DPWM gate control (complementary drive) outputs. These signals connect to the MOSFET gates through an external gate driver. The output levels swing between ground and Vdd.



8. Ordering Guide

Ordering Number	Flash Memory	Number of PWM Outputs	UART	Package
Si8250-IQ	32 kB	6	Yes	LQFP-32
Si8250-IM	32 kB	6	Yes	QFN-28
Si8251-IQ	16 kB	6	Yes	LQFP-32
Si8251-IM	16 kB	6	Yes	QFN-28
Si8252-IQ	16 kB	3	No	LQFP-32
Si8252-IM	16 kB	3	No	QFN-28

9. Package Outline—32LQFP

Figure 13 illustrates the package details for the 32-pin LQFP version of the Si8250/1/2. Table 18 lists the values for the dimensions shown in the illustration.




Figure 13. 32-pin LQFP Package Diagram

Table 18. LQFP-32 Package Dimensions

	ММ			
	Min	Тур	Max	
А	_	_	1.60	
A1	0.05	_	0.15	
A2	1.35	1.40	1.45	
b	0.30	0.37	0.45	
D	_	9.00	_	
D1	_	7.00	_	
е	_	0.80	_	
Е	_	9.00	_	
E1	_	7.00	_	

10. Package Outline—28QFN

Figure 14 illustrates the package details for the 28-lead QFN version of the Si8250/1/2. Table 19 lists the values for the dimensions shown in the illustration.




Figure 14. 28-lead Quad Flat No-lead (QFN) Package Diagram

Table 19. QFN-28 Package Dimensions

	MM				
	Min	Тур	Max		
Α	0.80	0.90	1.00		
A1	0	0.02	0.05		
A2	0	0.65	1.00		
A3	_	0.25	_		
b	0.18	0.23	0.30		
D	_	5.00	_		
D2	2.90	3.15	3.35		
E	_	5.00	_		
E2	2.90	3.15	3.35		
е	_	0.5	_		

	MM				
	Min	Тур	Max		
L	0.45	0.55	0.65		
N	_	28	_		
ND	_	7			
NE	_	7	_		
R	0.09	_			
AA	_	0.435			
BB	_	0.435	_		
CC	_	0.18			
DD	_	0.18			

Si8250/1/2

DOCUMENT CHANGE LIST

Revision 0.7 to Revision 0.8

■ Updated DPWM phase output drive-high and drivelow resistance in Table 8, "DPWM Specifications," on page 9.



NOTES:



Si8250/1/2

CONTACT INFORMATION

Silicon Laboratories Inc.

4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: productinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

