

1M-BIT CMOS STATIC RAM

128K-WORD BY 8-BIT

Description

The μ PD431000A is a high speed, low power, and 1,048,576 bits (131,072 words $\times$ 8 bits) CMOS static RAM.

The μ PD431000A has two chip enable pins ($\overline{CE1}$, CE2) to extend the capacity. And battery backup is available. In addition to this, A and B versions are wide voltage versions.

The μ PD431000A is packed in 32-pin plastic DIP, 32-pin plastic SOP, and 32-pin plastic TSOP(I).

Features

- 131,072 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150, 250 ns (MAX.)
- ★ • Wide voltage range (A version: $V_{CC} = 3.0$ V to 5.5 V, B version: $V_{CC} = 2.7$ V to 5.5 V)
- 2 V (MIN.) data retention
- Output Enable input for easy application
- Two Chip Enable inputs: $\overline{CE1}$, CE2

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Standby supply current μ A (MAX.)	Data retention supply current ^{Note 1} μ A (MAX.)
μ PD431000A-L	70, 85	4.5 to 5.5	0 to 70	100	15
μ PD431000A-LL				20	3
μ PD431000A-A	70 ^{Note 2} , 100, 120	3.0 to 5.5		13 ^{Note 3}	
μ PD431000A-B	70 ^{Note 2} , 100, 120, 150	2.7 to 5.5		11 ^{Note 4}	

Notes 1. $T_A \leq 40$ °C

2. $V_{CC} = 4.5$ to 5.5 V

3. 20 μ A ($V_{CC} > 3.6$ V)

4. 20 μ A ($V_{CC} > 3.3$ V)

The information in this document is subject to change without notice.


★ Ordering Information

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μPD431000ACZ-70L	32-pin Plastic DIP (600 mil)	70	4.5 to 5.5	0 to 70	L Version
μPD431000ACZ-85L		85			
μPD431000ACZ-70LL		70			LL Version
μPD431000ACZ-85LL		85			
μPD431000AGW-70L	32-pin Plastic SOP (525 mil)	70	4.5 to 5.5	0 to 70	L Version
μPD431000AGW-85L		85			
μPD431000AGW-70LL		70			LL Version
μPD431000AGW-85LL		85			
μPD431000AGW-A10		100	3.0 to 5.5	0 to 70	A Version
μPD431000AGW-A12		120			
μPD431000AGW-B10		100	2.7 to 5.5		B Version
μPD431000AGW-B12		120			
μPD431000AGW-B15		150		0 to 70	
μPD431000AGZ-70LL-KJH		70	4.5 to 5.5		LL Version
μPD431000AGZ-A10-KJH		100	3.0 to 5.5		A Version
μPD431000AGZ-A12-KJH		120			
μPD431000AGZ-B10-KJH		100	2.7 to 5.5		B Version
μPD431000AGZ-B12-KJH		120			
μPD431000AGZ-B15-KJH		150		0 to 70	
μPD431000AGZ-70LL-KKH		70	4.5 to 5.5		LL Version
μPD431000AGZ-A10-KKH		100	3.0 to 5.5		A Version
μPD431000AGZ-A12-KKH		120			
μPD431000AGZ-B10-KKH		100	2.7 to 5.5		B Version
μPD431000AGZ-B12-KKH		120			
μPD431000AGZ-B15-KKH		150		0 to 70	
μPD431000AGU-70LL-9JH		70	4.5 to 5.5		LL Version
μPD431000AGU-A10-9JH		100	3.0 to 5.5		A Version
μPD431000AGU-A12-9JH		120			
μPD431000AGU-B10-9JH		100	2.7 to 5.5		B Version
μPD431000AGU-B12-9JH		120			
μPD431000AGU-B15-9JH		150		0 to 70	
μPD431000AGU-70LL-9KH		70	4.5 to 5.5		LL Version
μPD431000AGU-A10-9KH		100	3.0 to 5.5		A Version
μPD431000AGU-A12-9KH		120			
μPD431000AGU-B10-9KH		100	2.7 to 5.5		B Version
μPD431000AGU-B12-9KH		120			
μPD431000AGU-B15-9KH		150			


Pin Configuration (Marking side)

32-pin Plastic DIP (600 mil)
[μ PD431000AGZ]

32-pin Plastic SOP (525 mil)
[μ PD431000AGW]



32-pin Plastic TSOP (I) (8 × 20mm)
(Normal bent)
[μ PD431000AGZ-KJH]




32-pin Plastic TSOP (I) (8 × 20mm)
(Reverse bent)
[μ PD431000AGZ-KKH]



A0 to A16 : Address inputs
I/O1 to I/O8 : Data inputs/outputs
CE1, CE2 : Chip Enable 1, 2
WE : Write Enable
OE : Output Enable
Vcc : Power supply
GND : Ground
NC : No connection

32-pin Plastic TSOP (I) (8 × 13.4mm)
(Normal bent)
[μ PD431000AGU-9JH]




32-pin Plastic TSOP (I) (8 × 13.4mm)
(Reverse bent)
[μ PD431000AGU-9KH]



A0 to A16 : Address inputs
I/O1 to I/O8 : Data inputs/outputs
CE1, CE2 : Chip Enable 1, 2
WE : Write Enable
OE : Output Enable
Vcc : Power supply
GND : Ground
NC : No connection

Block Diagram



Truth Table

$\overline{CE1}$	CE2	$\overline{OE}$	$\overline{WE}$	Mode	I/O	Supply current
H	x	x	x	Not selected	High impedance	I _{SB}
x	L	x	x			I _{CCA}
L	H	H	H	Output disable		
L	H	L	H	Read	D _{OUT}	
L	H	x	L	Write	D _{IN}	

Remark x : Don't care

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V_{CC}	-0.5^{Note} to $+7.0$	V
Input/Output voltage	V_T	-0.5^{Note} to $V_{CC} + 0.5$	V
Operating ambient temperature	T_A	0 to 70	°C
Storage temperature	T_{stg}	-55 to $+125$	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)

Caution Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions (1/2)

Parameter	Symbol	μ PD431000A-L μ PD431000A-LL		μ PD431000A-A		Unit
		MIN.	MAX.	MIN.	MAX.	
Supply voltage	V_{CC}	4.5	5.5	3.0	5.5	V
High level input voltage	V_{IH}	2.2	$V_{CC} + 0.5$	2.2	$V_{CC} + 0.5$	V
Low level input voltage	V_{IL}	-0.3^{Note}	+0.8	-0.3^{Note}	+0.5	V
Operating ambient temperature	T_A	0	70	0	70	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)

★ Recommended Operating Conditions (2/2)

Parameter	Symbol	μ PD431000A-B		Unit
		MIN.	MAX.	
Supply voltage	V_{CC}	2.7	5.5	V
High level input voltage	V_{IH}	2.2	$V_{CC} + 0.5$	V
Low level input voltage	V_{IL}	-0.3^{Note}	+0.5	V
Operating ambient temperature	T_A	0	70	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)

DC Characteristics (Recommended operating conditions unless otherwise noted) (1/2)

Parameter	Symbol	Test Conditions	μPD431000A-L			μPD431000A-LL			μPD431000A-A			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}	-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	I _{LO}	V _{I/O} = 0 V to V _{CC} , CE1 = V _{IH} or CE2 = V _{IL} or WE = V _{IL} or OE = V _{IH}	-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μA
Operating supply current	I _{CCA1}	CE1 = V _{IL} , CE2 = V _{IH} Minimum cycle time I _{I/O} = 0 mA		40	70		40	70		40	70	mA
		V _{CC} ≤ 3.6 V			—			—			35	
	I _{CCA2}	CE1 = V _{IL} , CE2 = V _{IH} , I _{I/O} = 0 mA			15			15			15	
		V _{CC} ≤ 3.6 V			—			—			8	
	I _{CCA3}	CE1 ≤ 0.2 V, CE2 ≥ V _{CC} - 0.2 V, Cycle = 1 MHz, I _{I/O} = 0 mA, V _{IL} ≤ 0.2 V, V _{IH} ≥ V _{CC} - 0.2 V			10			10			10	
		V _{CC} ≤ 3.6 V			—			—			8	
Standby supply current	I _{SB}	CE1 = V _{IH} or CE2 = V _{IL}			3			3			3	mA
		V _{CC} ≤ 3.6 V			—			—			2	
	I _{SB1}	CE1 ≥ V _{CC} - 0.2 V, CE2 ≥ V _{CC} - 0.2 V		2	100		1	20		1	20	μA
		V _{CC} ≤ 3.6 V			—			—		0.5	13	
	I _{SB2}	CE2 ≤ 0.2 V		2	100		1	20		1	20	
		V _{CC} ≤ 3.6 V		—	—		—	—		0.5	13	
High level output voltage	V _{OH1}	I _{OH} = -1.0 mA, V _{CC} ≥ 4.5 V	2.4			2.4			2.4			V
		I _{OH} = -0.5 mA	—			—			2.4			
	V _{OH2}	I _{OH} = -0.02 mA	—			—			V _{CC} -0.1			
Low level output voltage	V _{OL1}	I _{OL} = 2.1 mA, V _{CC} ≥ 4.5 V			0.4			0.4			0.4	V
		I _{OL} = 1.0 mA			—			—			0.4	
	V _{OL2}	I _{OL} = 0.02 mA			—			—			0.1	

Remark These DC characteristics are in common regardless of package types and access time.

★ DC Characteristics (Recommended operating conditions unless otherwise noted) (2/2)

Parameter	Symbol	Test Conditions	μ PD431000A-B			Unit
			MIN.	TYP.	MAX.	
Input leakage current	I_{LI}	$V_{IN} = 0 \text{ V to } V_{CC}$	-1.0		+1.0	μA
I/O leakage current	I_{LO}	$V_{I/O} = 0 \text{ V to } V_{CC}$, $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$	-1.0		+1.0	μA
Operating supply current	I_{CCA1}	$\overline{CE1} = V_{IL}$, $CE2 = V_{IH}$ Minimum cycle time $I_{I/O} = 0 \text{ mA}$		40	70	mA
		$V_{CC} \leq 3.3 \text{ V}$		—	30	
	I_{CCA2}	$\overline{CE1} = V_{IL}$, $CE2 = V_{IH}$, $I_{I/O} = 0 \text{ mA}$			15	
		$V_{CC} \leq 3.3 \text{ V}$			7	
	I_{CCA3}	$\overline{CE1} \leq 0.2 \text{ V}$, $CE2 \geq V_{CC} - 0.2 \text{ V}$, Cycle = 1 MHz, $I_{I/O} = 0 \text{ mA}$, $V_{IL} \leq 0.2 \text{ V}$, $V_{IH} \geq V_{CC} - 0.2 \text{ V}$			10	
		$V_{CC} \leq 3.3 \text{ V}$			7	
Standby supply current	I_{SB}	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$			3	mA
		$V_{CC} \leq 3.3 \text{ V}$			2	
	I_{SB1}	$\overline{CE1} \geq V_{CC} - 0.2 \text{ V}$, $CE2 \geq V_{CC} - 0.2 \text{ V}$		1	20	μA
		$V_{CC} \leq 3.3 \text{ V}$		0.5	11	
	I_{SB2}	$CE2 \leq 0.2 \text{ V}$		1	20	
		$V_{CC} \leq 3.3 \text{ V}$		0.5	11	
High level output voltage	V_{OH1}	$I_{OH} = -1.0 \text{ mA}$, $V_{CC} \geq 4.5 \text{ V}$	2.4			V
		$I_{OH} = -0.5 \text{ mA}$	2.4			
	V_{OH2}	$I_{OH} = -0.02 \text{ mA}$	$V_{CC} - 0.1$			
Low level output voltage	V_{OL1}	$I_{OL} = 2.1 \text{ mA}$, $V_{CC} \geq 4.5 \text{ V}$			0.4	V
		$I_{OL} = 1.0 \text{ mA}$			0.4	
	V_{OL2}	$I_{OL} = 0.02 \text{ mA}$			0.1	

Remark These DC characteristics are in common regardless of package types and access time.

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	$V_{IN} = 0 \text{ V}$			6	pF
Input/Output capacitance	$C_{I/O}$	$V_{I/O} = 0 \text{ V}$			10	pF

Remarks 1. V_{IN} : Input voltage

2. These parameters are periodically sampled and not 100 % tested.

AC Characteristics (Recommended operating conditions unless otherwise noted)


AC Test Conditions

Input waveform (Rise/fall time ≤ 5 ns)


Input pulse levels

0.8 V to 2.2 V : μPD431000A-L, 431000A-LL

0.5 V to 2.2 V : μPD431000A-A, 431000A-B



Output waveform



Output load

AC characteristics should be measured with the following output load conditions.

Part number	Output load conditions	
	$t_{AA}, t_{CO1}, t_{CO2}, t_{OE}, t_{OH}$	$t_{LZ1}, t_{LZ2}, t_{OLZ}, t_{HZ1}, t_{HZ2}, t_{OHZ}, t_{WHZ}, t_{OW}$
μPD431000A-A10, 431000A-A12 μPD431000A-B10, 431000A-B12	1TTL + 50 pF	1TTL + 5 pF
μPD431000A-B15	1TTL + 100 pF	1TTL + 5 pF
μPD431000A-L, 431000A-LL	See Figure 1	See Figure 2

Figure 1





Figure 2



Remark C_L includes capacitances of the probe and jig, and stray capacitances.

Read Cycle (1/2)

Parameter	Symbol	V _{CC} ≥ 4.5 V				V _{CC} ≥ 3.0 V				Unit	Condition
		μPD431000A-70		μPD431000A-85		μPD431000A-A10		μPD431000A-A12			
		μPD431000A-A									
		μPD431000A-B		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t _{RC}	70		85		100		120		ns	Note
Address access time	t _{AA}		70		85		100		120	ns	
$\overline{CE1}$ access time	t _{C01}		70		85		100		120	ns	
CE2 access time	t _{C02}		70		85		100		120	ns	
$\overline{OE}$ to output valid	t _{OE}		35		45		50		60	ns	
Output hold from address change	t _{OH}	10		10		10		10		ns	
$\overline{CE1}$ to output in low impedance	t _{LZ1}	10		10		10		10		ns	
CE2 to output in low impedance	t _{LZ2}	10		10		10		10		ns	
$\overline{OE}$ to output in low impedance	t _{OLZ}	5		5		5		5		ns	
$\overline{CE1}$ to output in high impedance	t _{HZ1}		25		30		35		40	ns	
CE2 to output in high impedance	t _{HZ2}		25		30		35		40	ns	
$\overline{OE}$ to output in high impedance	t _{OHZ}		25		30		35		40	ns	

Note See the **output load**.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


★ Read Cycle (2/2)

Parameter	Symbol	V _{CC} ≥ 2.7 V						Unit	Condition
		μPD431000A-B10		μPD431000A-B12		μPD431000A-B15			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t _{RC}	100		120		150		ns	
Address access time	t _{AA}		100		120		150	ns	Note
$\overline{CE1}$ access time	t _{C01}		100		120		150	ns	
CE2 access time	t _{C02}		100		120		150	ns	
$\overline{OE}$ to output valid	t _{OE}		50		60		70	ns	
Output hold from address change	t _{OH}	10		10		10		ns	
$\overline{CE1}$ to output in low impedance	t _{LZ1}	10		10		10		ns	
CE2 to output in low impedance	t _{LZ2}	10		10		10		ns	
$\overline{OE}$ to output in low impedance	t _{OLZ}	5		5		5		ns	
$\overline{CE1}$ to output in high impedance	t _{HZ1}		35		40		50	ns	
CE2 to output in high impedance	t _{HZ2}		35		40		50	ns	
$\overline{OE}$ to output in high impedance	t _{OHZ}		35		40		50	ns	

Note See the **output load**.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

Read Cycle Timing Chart



Remark In read cycle, $\overline{\text{WE}}$ should be fixed to high level.

Write Cycle (1/2)

Parameter	Symbol	V _{CC} ≥ 4.5 V				V _{CC} ≥ 3.0 V				Unit	Condition
		μPD431000A-70		μPD431000A-85		μPD431000A-A10		μPD431000A-A12			
		μPD431000A-A									
		μPD431000A-B		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t _{wC}	70		85		100		120		ns	
$\overline{\text{CE1}}$ to end of write	t _{cw1}	55		70		80		100		ns	
CE2 to end of write	t _{cw2}	55		70		80		100		ns	
Address valid to end of write	t _{AW}	55		70		80		100		ns	
Address setup time	t _{AS}	0		0		0		0		ns	
Write pulse width	t _{WP}	50		60		60		85		ns	
Write recovery time	t _{WR}	5		5		0		0		ns	
Data valid to end of write	t _{DW}	35		35		60		60		ns	
Data hold time	t _{DH}	0		0		0		0		ns	
$\overline{\text{WE}}$ to output in high impedance	t _{WHZ}		25		30		35		40	ns	Note
Output active from end of write	t _{OW}	5		5		5		5		ns	

Note See the **output load**.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


★ Write Cycle (2/2)

Parameter	Symbol	V _{CC} ≥ 2.7 V						Unit	Condition
		μPD431000A-B10		μPD431000A-B12		μPD431000A-B15			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t _{wC}	100		120		150		ns	
$\overline{\text{CE1}}$ to end of write	t _{cW1}	80		100		120		ns	
CE2 to end of write	t _{cW2}	80		100		120		ns	
Address valid to end of write	t _{AW}	80		100		120		ns	
Address setup time	t _{AS}	0		0		0		ns	
Write pulse width	t _{wP}	60		85		100		ns	
Write recovery time	t _{wR}	0		0		0		ns	
Data valid to end of write	t _{dW}	60		60		80		ns	
Data hold time	t _{dH}	0		0		0		ns	
$\overline{\text{WE}}$ to output in high impedance	t _{wHZ}		35		40		50	ns	Note
Output active from end of write	t _{ow}	5		5		5		ns	

Note See the **output load**.


Remark These AC characteristics are in common regardless of package types and L, LL versions.

Write Cycle Timing Chart 1 ($\overline{\text{WE}}$ Controlled)



- Cautions**
1. During address transition, at least one of pins $\overline{\text{CE1}}$, CE2 , $\overline{\text{WE}}$ should be inactivated.
 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.


- Remarks**
1. Write operation is done during the overlap time of a low level $\overline{\text{CE1}}$, $\overline{\text{WE}}$, and a high level CE2 .
 2. If $\overline{\text{CE1}}$ changes to low level at the same time or after the change of $\overline{\text{WE}}$ to low level, or if CE2 changes to high level at the same time or after the change of $\overline{\text{WE}}$ to low level, the I/O pins will remain high impedance state.
 3. When $\overline{\text{WE}}$ is at low level, the I/O pins are always high impedance. When $\overline{\text{WE}}$ is at high level, read operation is executed. Therefore $\overline{\text{OE}}$ should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 ($\overline{\text{CE1}}$ Controlled)

- Cautions**
1. During address transition, at least one of pins $\overline{\text{CE1}}$, CE2 , $\overline{\text{WE}}$ should be inactivated.
 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level $\overline{\text{CE1}}$, $\overline{\text{WE}}$, and a high level CE2 .

Write Cycle Timing Chart 3 (CE2 Controlled)



- Cautions**
1. During address transition, at least one of pins $\overline{CE1}$, CE2, $\overline{WE}$ should be inactivated.
 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level $\overline{CE1}$, $\overline{WE}$, and a high level CE2.

★ Low V_{CC} Data Retention CharacteristicsL Version (μ PD431000A-L: T_A = 0 to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{CCDR1}	$\overline{CE1} \geq V_{CC} - 0.2 \text{ V}, CE2 \geq V_{CC} - 0.2 \text{ V}$	2.0		5.5	V
	V _{CCDR2}	$CE2 \leq 0.2 \text{ V}$	2.0		5.5	
Data retention supply current	I _{CCDR1}	$V_{CC} = 3.0 \text{ V}, \overline{CE1} \geq V_{CC} - 0.2 \text{ V},$ $CE2 \geq V_{CC} - 0.2 \text{ V or } CE2 \leq 0.2 \text{ V}$		1	50 ^{Note}	μA
	I _{CCDR2}	$V_{CC} = 3.0 \text{ V}, CE2 \leq 0.2 \text{ V}$		1	50 ^{Note}	
Chip deselection to data retention mode	t _{CDR}		0			ns
Operation recovery time	t _r		5			ms

Note 15 μA (T_A ≤ 40 °C)


LL Version, A Version, and B Version (μ PD431000A-LL, 431000A-A, 431000A-B: T_A = 0 to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{CCDR1}	$\overline{CE1} \geq V_{CC} - 0.2 \text{ V}, CE2 \geq V_{CC} - 0.2 \text{ V}$	2.0		5.5	V
	V _{CCDR2}	$CE2 \leq 0.2 \text{ V}$	2.0		5.5	
Data retention supply current	I _{CCDR1}	$V_{CC} = 3.0 \text{ V}, \overline{CE1} \geq V_{CC} - 0.2 \text{ V},$ $CE2 \geq V_{CC} - 0.2 \text{ V or } CE2 \leq 0.2 \text{ V}$		0.5	10 ^{Note}	μA
	I _{CCDR2}	$V_{CC} = 3.0 \text{ V}, CE2 \leq 0.2 \text{ V}$		0.5	10 ^{Note}	
Chip deselection to data retention mode	t _{CDR}		0			ns
Operation recovery time	t _r		5			ms

Note 3 μA (T_A ≤ 40 °C)

★ Data Retention Timing Chart


(1) $\overline{\text{CE1}}$ Controlled



Note A version: 3.0 V, B version: 2.7 V

Remark On the data retention mode by controlling $\overline{\text{CE1}}$, the input level of $\overline{\text{CE2}}$ must be $\overline{\text{CE2}} \geq V_{\text{CC}} - 0.2 \text{ V}$ or $\overline{\text{CE2}} \leq 0.2 \text{ V}$. The other pins (Address, I/O, $\overline{\text{WE}}$, $\overline{\text{OE}}$) can be in high impedance state.

(2) $\overline{\text{CE2}}$ Controlled




Note A version: 3.0 V, B version: 2.7 V

Remark The other pins ($\overline{\text{CE1}}$, Address, I/O, $\overline{\text{WE}}$, $\overline{\text{OE}}$) can be in high impedance state.

Package Drawings

32PIN PLASTIC DIP (600 mil)




NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	40.64 MAX.	1.600 MAX.
B	1.27 MAX.	0.050 MAX.
C	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	1.1 MIN.	0.043 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.25	0.01
P	0.9 MIN.	0.035 MIN.
R	0~15°	0~15°

P32C-100-600A-1

32 PIN PLASTIC SOP (525 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32GW-50-525A


ITEM	MILLIMETERS	INCHES
A	20.61 MAX.	0.812 MAX.
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ^{+0.10} _{-0.05}	0.016 ^{+0.004} _{-0.003}
E	0.15±0.05	0.006
F	2.95 MAX.	0.117 MAX.
G	2.7	0.106
H	14.1±0.3	0.555±0.012
I	11.3	0.445
J	1.4±0.2	0.055±0.008
K	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.12	0.005
N	0.10	0.004

★ Notice of change in 32-pin plastic TSOP (I) (8 × 20 mm) standoff height

We are changing the 32-pin plastic TSOP (I) (8 × 20 mm) standoff height 0.05 ±0.05 mm (low standoff height) to 0.1 ±0.05 mm (high standoff height). Each lot version is identified by the fifth character of the lot number.

Difference between high standoff height and low standoff height

Detail of lead end




Identification of each lot version

Each lot version is identified by the fifth character of the lot number.


Fifth character of the lot number	Lot version	Standoff height
R	R version	0.1 ±0.05 mm (High standoff height)
H	H version	0.05 ±0.05 mm (Low standoff height)

Marking Example





★ High standoff height

32 PIN PLASTIC TSOP (I) (8×20)



detail of lead end



NOTES


1. Controlling dimension — Millimeter.
2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.327 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	0.009 ^{+0.002} _{-0.003}
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97±0.08	0.038 ^{+0.004} _{-0.003}
I	18.4±0.1	0.724 ^{+0.005} _{-0.004}
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145±0.05	0.006 ^{+0.002} _{-0.003}
L	0.5	0.020
M	0.10	0.004
N	0.10	0.004
P	20.0±0.2	0.787 ^{+0.009} _{-0.008}
Q	3° ^{+5°} _{-3°}	3° ^{+5°} _{-3°}
R	0.25	0.010
S	0.60±0.15	0.024 ^{+0.006} _{-0.007}

S32GZ-50-KJH1

★ High standoff height

32 PIN PLASTIC TSOP (I) (8×20)



NOTES


1. Controlling dimension — Millimeter.
2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.327 inch MAX.>).

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	0.009 ^{+0.002} _{-0.003}
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97±0.08	0.038 ^{+0.004} _{-0.003}
I	18.4±0.1	0.724 ^{+0.005} _{-0.004}
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145±0.05	0.006 ^{+0.002} _{-0.003}
L	0.5	0.020
M	0.10	0.004
N	0.10	0.004
P	20.0±0.2	0.787 ^{+0.009} _{-0.008}
Q	3° ^{+5°} _{-3°}	3° ^{+5°} _{-3°}
R	0.25	0.010
S	0.60±0.15	0.024 ^{+0.006} _{-0.007}

S32GZ-50-KKH1

Low standoff height

32 PIN PLASTIC TSOP (I) (8×20)



NOTES


- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.327 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.02 MAX.	0.041 MAX.
H	19.0±0.2	0.748±0.008
I	18.4±0.2	0.724 ^{+0.009} _{-0.008}
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.08	0.003
N	0.10	0.004
P	20.0±0.2	0.787 ^{+0.009} _{-0.008}
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.1 MAX.	0.044 MAX.




S32GZ-50-KJH-3

Low standoff height

32 PIN PLASTIC TSOP (I) (8×20)



detail of lead end




NOTES

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. < 0.327 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.02 MAX.	0.041 MAX.
H	19.0±0.2	0.748±0.008
I	18.4±0.2	0.724 ^{+0.009} _{-0.008}
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.08	0.003
N	0.10	0.004
P	20.0±0.2	0.787 ^{+0.009} _{-0.008}
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.1 MAX.	0.044 MAX.

S32GZ-50-KKH-3

32PIN PLASTIC TSOP (I) (8x13.4)




NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.02 (T.P.)
D	0.22±0.05	0.009 ^{+0.002} _{-0.003}
G	1.0±0.05	0.039 ^{+0.003} _{-0.009}
H	12.4±0.2	0.488±0.008
I	11.8±0.1	0.465 ^{+0.004} _{-0.005}
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5	0.020
M	0.08	0.003
N	0.08	0.003
P	13.4±0.2	0.528 ^{+0.008} _{-0.009}
Q	0.1±0.05	0.004±0.002
R	3° ^{+5°} _{-3°}	3° ^{+5°} _{-3°}
S	1.2 MAX.	0.048 MAX.
T	0.25	0.01
U	0.16±0.15	0.006 ^{+0.007} _{-0.006}

P32GU-50-9JH

32PIN PLASTIC TSOP (I) (8x13.4)



NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.02 (T.P.)
D	0.22±0.05	0.009 ^{+0.002} _{-0.003}
G	1.0±0.05	0.039 ^{+0.003} _{-0.009}
H	12.4±0.2	0.488±0.008
I	11.8±0.1	0.465 ^{+0.004} _{-0.005}
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.145 ^{+0.025} _{-0.015}	0.006±0.001
L	0.5	0.020
M	0.08	0.003
N	0.08	0.003
P	13.4±0.2	0.528 ^{+0.008} _{-0.009}
Q	0.1±0.05	0.004±0.002
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.048 MAX.
T	0.25	0.01
U	0.16±0.15	0.006 ^{+0.007} _{-0.006}

P32GU-50-9KH

Recommended Soldering Conditions

The following conditions must be met when soldering conditions of the μ PD431000A.

For more details, refer to our document “**SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL**” (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Types of Surface Mount Device

μ PD431000AGW : 32-pin Plastic SOP (525 mil)

μ PD431000AGZ-KJH : 32-pin Plastic TSOP(I) (8 × 20 mm) (Normal bent)

μ PD431000AGZ-KKH : 32-pin Plastic TSOP(I) (8 × 20 mm) (Reverse bent)

μ PD431000AGU-9JH : 32-pin Plastic TSOP(I) (8 × 13.4 mm) (Normal bent)

μ PD431000AGU-9KH : 32-pin Plastic TSOP(I) (8 × 13.4 mm) (Reverse bent)

Please consult with our sales offices

Type of Through Hole Mount Device

μ PD431000ACZ: 32-pin Plastic DIP (600 mil)

Soldering process	Soldering conditions
Wave soldering (Only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or below
Partial heating method	Pin temperature: 300 °C or below, Time: 3 seconds or below (Per one lead)

Caution Do not jet molten solder on the surface of package.

[MEMO]

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.