# BTA208X-1000C

# High commutation three-quadrant triacs

Rev. 02 — 4 September 2009

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

Passivated high voltage, high commutation triac in a full pack, plastic package. This triac is intended for use in motor control circuits where high blocking voltage, high static and dynamic dV/dt as well as high dlcom/dt can occur. This device will commutate the full rated RMS current at the maximum rated junction temperature without the aid of a snubber.

#### 1.2 Features and benefits

- 3Q technology with superior commutation performance for improved noise immunity
- High false trigger immunity
- Isolated package
- Very high blocking voltage capability of 1000 V

### 1.3 Applications

General purpose motor control

Reversible induction motor control

#### 1.4 Quick reference data

Table 1. Quick reference

Cumphal	Davamatav	Canditions	NA:	T	Mass	l linit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	-	1000	V
I <sub>TSM</sub>	non-repetitive peak on-state current	full sine wave; $T_{j(init)} = 25$ °C; $t_p = 20$ ms; see Figure 4 and 5	-	-	65	Α
I <sub>T(RMS)</sub>	RMS on-state current	full sine wave; $T_h \le 73 \text{ °C}$ ; see Figure 3, 1 and 2	-	-	8	Α
Static ch	aracteristics					
$I_{GT}$	gate trigger current	$V_D = 12 \text{ V; } I_T = 0.1 \text{ A; } T2+$ G+; $T_j = 25 \text{ °C; see } \frac{\text{Figure 7}}{}$	2	6	35	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T2+$ G-; $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 7}}{}$	2	13	35	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T2-G-; T_j = 25 °C; see Figure 7$	2	23	35	mA



# 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1	cpou outilito	2.ap23/11001
2	T2	main terminal 2	mb	T2—T1
3	G	gate		sym051
	n.c.	mounting base; isolated		
			SOT186A (TO-220F)	

# 3. Ordering information

Table 3. Ordering information


Type number	Package				
	Name	Description	Version		
BTA208X-1000C	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"	SOT186A		

# 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	1000	V
I <sub>T(RMS)</sub>	RMS on-state current	full sine wave; T <sub>h</sub> ≤ 73 °C; see <u>Figure 3</u> , <u>1</u> and <u>2</u>	-	8	Α
I <sub>TSM</sub>	non-repetitive peak on-state current	full sine wave; $T_{j(init)} = 25$ °C; $t_p = 20$ ms; see Figure 4 and 5	-	65	Α
		full sine wave; $T_{j(init)} = 25 \text{ °C}$ ; $t_p = 16.7 \text{ ms}$	-	71	Α
l <sup>2</sup> t	I <sup>2</sup> t for fusing	t <sub>p</sub> = 10 ms; sine-wave pulse	-	21	A <sup>2</sup> s
dI <sub>T</sub> /dt	rate of rise of on-state current	$I_T = 12 \text{ A}$ ; $I_G = 0.2 \text{ A}$ ; $dI_G/dt = 0.2 \text{ A/}\mu\text{s}$	-	100	A/µs
I <sub>GM</sub>	peak gate current		-	2	Α
P <sub>GM</sub>	peak gate power		-	5	W
P <sub>G(AV)</sub>	average gate power		-	0.5	W
T <sub>stg</sub>	storage temperature		-40	150	°C
T <sub>i</sub>	junction temperature		-	125	°C



 $f = 50 \text{ HzT}_h = 73 \text{ }^{\circ}\text{C}$ 

RMS on-state current as a function of surge Fig 1. duration; maximum values

**Product data sheet** 





Fig 2. RMS on-state current as a function of heatsink temperature; maximum values

3 of 12



 $\alpha$  = conduction angle

Total power dissipation as a function of RMS on-state current; maximum values




Fig 4. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values





Fig 5. Non-repetitive peak on-state current as a function of pulse width; maximum values

### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$\begin{array}{c} R_{th(j\text{-}h)} &  \text{thermal resistance from} \\  \text{junction to heatsink} \end{array}$		full cycle or half cycle with heatsink compound; see Figure 6	-	-	4.5	K/W
		full cycle or half cycle without heatsink compound; see Figure 6	-	-	6.5	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient		-	55	-	K/W



### 6. Isolation characteristics

Table 6. Isolation characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>isol(RMS)</sub>	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; $50 \text{ Hz} \le f \le 60 \text{ Hz}$ ; RH $\le 65 \%$ ; $T_h = 25 \text{ °C}$	-	-	2500	V
C <sub>isol</sub>	isolation capacitance	from main terminal 2 to external heatsink; $f = 1 \text{ MHz}$ ; $T_h = 25 \text{ °C}$	-	10	-	pF

# 7. Characteristics

Table 7. Characteristics

Table 1.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	nracteristics					
I <sub>GT</sub>	gate trigger current	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T2+ G+; T_j = 25 °C;$ see Figure 7	2	6	35	mA
		$V_D = 12 \text{ V; } I_T = 0.1 \text{ A; } T2+ \text{ G-; } T_j = 25 ^{\circ}\text{C;}$ see Figure 7	2	13	35	mA
		$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T2- G-; T_j = 25 °C;$ see Figure 7	2	23	35	mA
I <sub>L</sub> latching current	latching current	$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T2+ G+; T_j = 25 ^{\circ}\text{C};$ see Figure 8	-	25	50	mA
		$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; T2+ G-; T_j = 25 °C;$ see <u>Figure 8</u>	-	48	75	mA
		$V_D = 12 \text{ V}; I_G = 0.1 \text{ A}; \text{ T2- G-}; T_j = 25 \text{ °C};$ see Figure 8	-	30	50	mA
I <sub>H</sub>	holding current	$V_D = 12 \text{ V}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 9}}{Minimum of the properties of the properti$	-	20	50	mA
$V_{T}$	on-state voltage	$I_T = 10 \text{ A}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 10}{}$	-	1.3	1.65	V
$V_{GT}$	gate trigger voltage	$V_D = 12 \text{ V}; I_T = 0.1 \text{ A}; T_j = 25 \text{ °C};$ see Figure 11	-	0.7	1.5	V
		$V_D = 400 \text{ V}; I_T = 0.1 \text{ A}; T_j = 125 \text{ °C}$	0.25	0.4	-	V
I <sub>D</sub>	off-state current	V <sub>D</sub> = 1000 V; T <sub>j</sub> = 125 °C	-	0.1	0.5	mA
Dynamic	characteristics					
dV <sub>D</sub> /dt	rate of rise of off-state voltage	$V_{DM}$ = 670 V; $T_j$ = 125 °C; exponential waveform; gate open circuit	1000	4000	-	V/µs
dl <sub>com</sub> /dt	rate of change of commutating current	$V_D$ = 400 V; $T_j$ = 125 °C; $I_{T(RMS)}$ = 8 A; $dV_{com}/dt$ = 20 V/ $\mu$ s; gate open circuit; see Figure 12	12	32	-	A/ms
t <sub>gt</sub>	gate-controlled turn-on time	$I_{TM} = 12 \text{ A}; V_D = 1000 \text{ V}; I_G = 0.1 \text{ A};$ $dI_G/dt = 5 \text{ A/µs}$	-	2	-	μs




Fig 7. Normalized gate trigger current as a function of junction temperature




Fig 8. Normalized latching current as a function of junction temperature





Fig 9. Normalized holding current as a function of junction temperature



 $\begin{aligned} & \textbf{V}_0 = 1.22 \ \textbf{V;} \, \textbf{R}_{\text{s}} = 0.04 \ \Omega \\ & \textbf{(1)} \ T_j = 125 \ ^{\circ}\textbf{C;} \ \text{typical values} \\ & \textbf{(2)} \ T_j = 125 \ ^{\circ}\textbf{C;} \ \text{maximum values} \\ & \textbf{(3)} \ T_j = 25 \ ^{\circ}\textbf{C;} \ \text{maximum values} \end{aligned}$ 

Fig 10. On-state current as a function of on-state voltage




Fig 11. Normalized gate trigger voltage as a function of junction temperature





Fig 12. Rate of change of commutating current as a function of junction temperature; typical and minimum values

# 8. Package outline

Plastic single-ended package; isolated heatsink mounted;

1 mounting hole; 3-lead TO-220 'full pack'

SOT186A



#### Notes

- 1. Terminal dimensions within this zone are uncontrolled
- 2. Both recesses are  $\varnothing$  2.5  $\times$  0.8 max. depth

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT186A		3-lead TO-220F			<del>02-04-09</del> 06-02-14

Fig 13. Package outline SOT186A (TO-220F)

# 9. Revision history

#### Table 8. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BTA208X-1000C_2	20090904	Product data sheet	-	BTA208X-1000C_1
Modifications:  • The format of this data sheet has been redesigned to comply with the new identi guidelines of NXP Semiconductors.				y with the new identity
	<ul> <li>Legal texts</li> </ul>	s have been adapted to th	e new company name v	vhere appropriate.
BTA208X-1000C_1	20051004	Product data sheet	-	-

## 10. Legal information

#### 10.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 10.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 10.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 11. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 12. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values2
5	Thermal characteristics5
6	Isolation characteristics5
7	Characteristics6
8	Package outline9
a	Revision history 10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2009. All rights reserved.