4-Bit Bin	ary Counte	er							
General De	escription	pplementary MOS	Featur ■ Wide su		ie rangi	e: 3V	to 15V		
(CMOS) integrate channel enhancer counter can be res inputs R <sub>01</sub> and R <sub>i</sub> enables the user divider. Counting of input pulse. All inputs are prote	d circuits constructed nent mode transistors set to zero by applying <sub>02</sub> , and a separate flip to operate it as a divic occurs on the negative ected against static disc	with N- and P- . The 4-bit binary high logic level on b-flop on the A-bit de-by-2, -8, or -16 going edge of the	<ul><li>■ Guarant</li><li>■ High noi</li><li>■ Low pow</li></ul>	eed noise se immuni ver compar ut of 2 TTL	margin: ty: 0.4 tibility: . driving	: 1V 45 V <sub>CC</sub> g 74L	(typ.)		C
Ordering C	ode:								
Order Number	Package Number		Pa	ickage De	scripti	on			
MM74C93N	N14A	14-Lead Plastic Dua	II-In-Line Pac	kage (PDI	P), JED	DEC MS	S-001, (	).300" \	Wide
	a <sub>d</sub> gnd a <sub>c</sub>	O <sub>B</sub> B <sub>IN</sub>	Truth <sup>4-Bit</sup>	<b>Table</b> Binary Co	ounter	Binary	Count	Seque	nce
14 13	12 11 10	9 8		Count		Out	put		]
14 13	12 11 10	9 8		Count	Q <sub>D</sub>	Out Q <sub>C</sub>	put Q <sub>B</sub>	Q <sub>A</sub>	
	12 11 10	9 8		0	L	Q <sub>C</sub> L	Q <sub>B</sub> L	L	
		9 8		0	L	Q <sub>C</sub> L L	Q <sub>B</sub> L L	L H	
		9 8		0 1 2	L L L	Q <sub>C</sub> L L L	Q <sub>B</sub> L L H	L H L	
		9 8		0 1 2 3	L L L L	Q <sub>C</sub> L L L L	Q <sub>B</sub> L L H H	L H L H	
		9 8		0 1 2 3 4	L L L L	Q <sub>C</sub> L L L H	Q <sub>B</sub> L L H H L	L H L H L	
				0 1 2 3 4 5		Q <sub>C</sub> L L L H H	Q <sub>B</sub> L H H L	L H L H L H	
				0 1 2 3 4 5 6		Q <sub>C</sub> L L L H H H	Q <sub>B</sub> L H H L L H	L H L H L	
	3 4 5			0 1 2 3 4 5 6 7		Q <sub>C</sub> L L H H H	Q <sub>B</sub> L H H L L H H	L H L H L H	
	3 4 5 NC V <sub>CC</sub> NC			0 1 2 3 4 5 6 7 8		Q <sub>C</sub> L L H H H L	Q <sub>B</sub> L H H L L H L L	L H L H L H L	
	3 4 5			0 1 2 3 4 5 6 7		Q <sub>C</sub> L L H H H	Q <sub>B</sub> L H H L L H H	L H L H L H	
	3 4 5 NC V <sub>CC</sub> NC Top View			0 1 2 3 4 5 6 7 8 9 10		Q <sub>C</sub> L L H H H L L	Q <sub>B</sub> L H H L L H L L H	L H L H L H L H	
	3 4 5 NC V <sub>CC</sub> NC Top View			0 1 2 3 4 5 6 7 8 9		Q <sub>C</sub> L L L H H H L L L	Q <sub>B</sub> L H H L L H L L		
	3 4 5 NC V <sub>CC</sub> NC Top View			0 1 2 3 4 5 6 7 8 9 10 11		<b>Q</b> C L L L H H H L L L	Q <sub>B</sub> L H H L L H H L H H		
	3 4 5 NC V <sub>CC</sub> NC Top View			0 1 2 3 4 5 6 7 8 9 10 11 12		<b>Q</b> <sub>C</sub> L L L H H H L L L L L H	С. С. С. Н. Н. Н. Н. Н. Н. Н. Н. Н. Н		
	3 4 5 NC V <sub>CC</sub> NC Top View			0 1 2 3 4 5 6 7 8 9 10 11 12 13		Q <sub>C</sub> L L L H H H L L L H H H H H H	С		

X = Irrelevant

FAIRCHILD

**MM74C93** 

SEMICONDUCTOR

### Orderin

R<sub>02</sub>

5		
Order Number	Package Number	Package Description
MM74C93N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Output  $\mathsf{Q}_\mathsf{A}$  is connected to input B for binary count sequence. H = HIGH Level L = LOW Level

© 2004 Fairchild Semiconductor Corporation DS005889 www.fairchildsemi.com

# October 1987 Revised January 2004

MM74C93 4-Bit Binary Counter

### **Function Tables**

**MM74C93** 

#### **Reset/Count Function Table**

Reset Inputs			Output					
R <sub>01</sub>	R <sub>02</sub>	R <sub>91</sub>	R <sub>92</sub>	QD	QC	QB	Q <sub>A</sub>	
Н	Н	L	Х	L	L	L	L	
н	н	х	L	L	L	L	L	
Х	Х	н	н	н	L	L	н	
Х	L	х	L	Count				
L	Х	L	Х	Count				
L	Х	Х	L	Count				
Х	L	L	х	Count				

#### **Reset/Count Function Table**

-	set uts	Output				
R <sub>01</sub>	R <sub>02</sub>	QD	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	
Н	Н	L	L	L	L	
L	Х	Count				
х	L		Count			

### Absolute Maximum Ratings(Note 1)

Voltage at Any Pin (Note 1) Operating Temperature Range (T₄)	-0.3V to V <sub>CC</sub> +0.3V -55°C to +125°C
Power Dissipation ( $P_D$ )	55 6 16 1 125 6
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V <sub>CC</sub> Range	3V to 15V
Absolute Maximum V <sub>CC</sub>	18V
Storage Temperature Range (T <sub>S</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
CMOS TO	смоз	+	• •			,	
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5V$	3.5			V	
		$V_{CC} = 10V$	8.0			v	
V <sub>IN(0)</sub> Lo	Logical "0" Input Voltage	$V_{CC} = 5V$			1.5	V	
		$V_{CC} = 10V$			2.0	v	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V, I_{O} = -10 \ \mu A$	4.5			V	
		$V_{CC} = 10V$ , $I_{O} = -10 \mu A$	9.0			v	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = +10 \ \mu A$			0.5	V	
		$V_{CC} = 10V, I_{O} = +10 \mu A$			1.0	v	
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15V, V_{IN} = 15V$		0.005	1.0	μA	
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μA	
I <sub>CC</sub>	Supply Current	$V_{CC} = 15V$		0.05	300	μA	
CMOS/LPT	TL INTERFACE						
V <sub>IN(1)</sub>	Logical "1" Input Voltage						
	MM74C90, MM74C93	$V_{CC} = 4.75V$	V <sub>CC</sub> -1.5			V	
V <sub>IN(0)</sub>	Logical "0" Input Voltage						
	MM74C90, MM74C93	$V_{CC} = 4.75V$			0.8	V	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage						
	MM74C90, MM74C93	$V_{CC}=4.75V,I_O=-360\;\mu\text{A}$	2.4			V	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage						
	MM74C90, MM74C93	$V_{CC}=4.75V,I_O=-360\;\mu A$			0.4	V	
OUTPUT D	RIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)					
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{OUT} = 0V$	-1.75	-3.3		mA	
	(P-Channel)	$T_A = 25^{\circ}C$	-1.75				
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{OUT} = 0V$	-8.0	-15		mA	
	(P-Channel)	$T_A = 25^{\circ}C$	-0.0	-15		1114	
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 5V, V_{OUT} = V_{CC}$	1.75	3.6		mA	
	(N-Channel)	$T_A = 25^{\circ}C$	1.75	5.0		III/A	
I <sub>SINK</sub>	Output Sink Current	$V_{CC} = 10V, V_{OUT} = V_{CC}$	8.0	16		mA	
	(N-Channel)	$T_A = 25^{\circ}C$	8.0	10		mA	

Symbol	C, C <sub>L</sub> = 50 pF, unless otherwise specif	Conditions	Min	Тур	Max	Unit
	Propagation Delay Time	V <sub>CC</sub> = 5V	WIIII	200	400	Unit
t <sub>pd0</sub> , t <sub>pd1</sub>	from A <sub>IN</sub> to Q <sub>A</sub>	$V_{CC} = 3V$ $V_{CC} = 10$		80	150	ns
tistu	Propagation Delay Time from	$V_{CC} = 5V$		450	850	
t <sub>pd0</sub> , t <sub>pd1</sub>	A <sub>IN</sub> to Q <sub>B</sub> (MM74C93)	$V_{CC} = 3V$ $V_{CC} = 10V$		160	300	ns
t t	Propagation Delay Time from	$V_{CC} = 5V$		450	800	
t <sub>pd0</sub> , t <sub>pd1</sub>	A <sub>IN</sub> to Q <sub>B</sub> (MM74C90)	$V_{CC} = 10V$		160	300	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time	$V_{CC} = 5V$		500	1050	
-pao, -pai	from A <sub>IN</sub> to Q <sub>C</sub> (MM74C93)	$V_{CC} = 10$		200	400	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	V <sub>CC</sub> = 5V		500	1000	
puu, pui	$A_{IN}$ to $Q_C$ (MM74C93)	$V_{CC} = 10V$		200	400	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		600	1200	
puo, pui	A <sub>IN</sub> to Q <sub>D</sub> (MM74C93)	$V_{CC} = 10V$		250	500	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		450	800	+
puo pui	A <sub>IN</sub> to Q <sub>D</sub> (MM74C90)	$V_{CC} = 10V$		160	300	ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		150	300	ns
puo pui	$R_{01}$ or $R_{02}$ to $Q_A$ , $Q_B$ , $Q_C$ or $Q_D$	$V_{CC} = 10V$		75	150	
	(MM74C93)					
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		200	400	
	$R_{01}$ or $R_{02}$ to $Q_A$ , $Q_B$ , $Q_C$ or $Q_D$	$V_{CC} = 10V$		75	150	ns
	(MM74C90)					
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time from	$V_{CC} = 5V$		250	500	
	$R_{91}$ or $R_{92}$ to $Q_A$ or $Q_D$	$V_{CC} = 10V$		100	200	ns
	(MM74C90)					
t <sub>PW</sub>	Min. R <sub>01</sub> or R <sub>02</sub> Pulse Width	$V_{CC} = 5V$	600	250		ns
	(MM74C93)	$V_{CC} = 10V$	30	125		ns
t <sub>PW</sub>	Min. R <sub>01</sub> or R <sub>02</sub> Pulse Width	$V_{CC} = 5V$	600	250		ns
	(MM74C90)	$V_{CC} = 10V$	300	125		115
t <sub>PW</sub>	Min. R <sub>91</sub> or R <sub>92</sub> Pulse Width	$V_{CC} = 5V$	500	200		ns
	(MM74C90)	$V_{CC} = 10V$	250	100		110
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise	$V_{CC} = 10V$			15	μs
	and Fall Time	$V_{CC} = 10V$			5	μο
t <sub>W</sub>	Minimum Clock Pulse Width	$V_{CC} = 5V$	250	100		ns
		$V_{CC} = 10V$	100	50		13
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 5V$	2			мн
		$V_{CC} = 10V$	5			
CIN	Input Capacitance	Any Input (Note 3)		5		pF
CPD	Power Dissipation Capacitance	Per Package (Note 4)		45		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C<sub>PD</sub> determines the no load ac power consumption of any CMOS device. For complete explanation see Family Characteristics application note— AN-90.



