54AC/74AC725 • 54ACT/74ACT725

512 x 9 First-In, First-Out Memory (FIFO)


Description

The 512 x 9 FIFO is a first-in, first-out dual port memory capable of asynchronous, simultaneous read and write. Other important features are: expansion capability in both the word depth and bit width, half-full flag capability in the single device mode, empty and full warning flags, ring pointers for zero fall-through time; it is suited for high-speed applications.


- First-In, First-Out Dual Port Memory
- 512 x 9 Organization
- Low Power Consumption
- Asynchronous and Simultaneous Read and Write
- Fully Expandable by Word Depth and/or Bit Width
- Half-Full Flag Capability in Single Device Mode
- Master/Slave Multiprocessing Applications
- Bidirectional and Rate Buffer Applications
- Empty and Full Warning Flags
- Auto Retransmit Capability
- Outputs Source/Sink 8 mA
- 'ACT725 has TTL-Compatible inputs
- Pin and Functionally Compatible with IDT7201
- 35 MHz Read; Write-Read Capability

Ordering Code: See Section 6


Logic Symbol



Connection Diagrams




Pin Assignment for DIP. Flatpak and SOIC



Pin Assignment for LCC and PCC

Pin Names

Do - D8 **Data Inputs** Qo - Qa **Data Outputs** W Write Enable R Read Enable য়া Expansion In XO/HF Expansion Out, Half-Full Flag EF **Empty Flag** FF Full Flag RS Reset **FL/RT** First Load/Retransmit



Functional Description

The 'AC/'ACT725 is a dual port memory which loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow. Expansion logic allows for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE (\overline{W}) and READ (\overline{R}) pins.

The device employs a 9-bit wide data array for control and parity bits which are under the control

of the user. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT (RT) capability; the read pointer is reset to its initial position when RT is pulsed LOW to allow for retransmission from the beginning of data. A halffull flag is available in the single device mode and width expansion modes.

The 'ACI'ACT725 is ideal for those applications which require asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Signal Descriptions

Inputs

Data In (Do - D8)
Data inputs for 9-bit wide data.

Controls

Reset (RS)

When the Reset (\overline{RS}) input is taken LOW, a reset is accomplished. During reset, both internal read and write pointers are set to the first location. A reset is required upon power up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{RS}) inputs must be HIGH during reset. Halffull Flag (\overline{HF}) will be reset to HIGH after Master Reset (\overline{RS}).

Write Enable (W)

A write cycle is initiated on the falling edge of \overline{W} when a Full Flag (\overline{FF}) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When half of the memory is filled and the falling edge of the next write operation occurs, the Half-Full Flag (HF) will be set to LOW and will remain LOW until the difference between the write pointer and the read pointer is less than or equal to one-half of the total memory of the device. HF is then reset by the rising edge of the read operation.

To prevent data overflow, FF will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, FF will go HIGH after teff, allowing a valid write to begin.

Read Enable (R)

A read cycle is initiated on the falling edge of Read Enable (\overline{R}) if the Empty Flag (\overline{EF}) is not set. The data is accessed on a first-in, first-out basis; it is independent of any ongoing write operations. After \overline{R} goes HIGH, the data outputs (Q0 - Q8) return to a high impedance condition until the next read operation. When all data has been read from the FIFO, \overline{EF} will go LOW and inhibit further read operations; the data outputs remain in a high impedance state. Upon completing a valid write operation, \overline{EF} will go HIGH after twee, and a valid read can then begin.

First Load/Retransmit (FL/RT)

This is a dual purpose output. In the multiple device mode, FL/RT is grounded, indicating it is the first device loaded.

In the single device mode, this pin acts as the retransmit input. The single device mode is initiated by grounding the Expansion In (\overline{XI}) .

The 'AC/'ACT725 can retransmit data when the Retransmit Enable control ($\overline{R1}$) input is pulsed LOW. A retransmit operation sets the internal read pointer to the first location and will not affect the write pointer. \overline{R} and \overline{W} must be HIGH during retransmit. Retransmit is useful when less than 512 writes are performed between resets. The retransmit feature is not compatible with Depth Expansion mode; it will affect \overline{HF} depending on the relative locations of the read and write pointers.

Expansion In (XI)

 $\overline{\text{XI}}$ is a dual purpose input. Expansion In $(\overline{\text{XI}})$ is grounded to indicate an operation in the single device mode. $\overline{\text{XI}}$ is connected to Expansion Out $(\overline{\text{XO}})$ of the previous device in the Depth Expansion or Daisy Chain mode.

Outputs

Full Flag (FF)

If brought LOW, the Full Flag (FF) will inhibit further write operation when the write pointer is one location from the read pointer; the device is full. If the read pointer is not moved after RS, FF will go LOW after 512 writes.

Expansion Out/Half Full Flag (XO/HF)
This is a dual purpose output. In the single device mode, when XI is grounded, XO/HF acts as an indicator of a half-full memory.

When half of the memory is filled, on the falling edge of the next write operation, \overline{HF} will be set LOW and will remain set until the difference between the write pointer and the read pointer is less than or equal to one-half of the total memory of the device. \overline{HF} is then reset by the rising edge of the read operation.

In the Multiple Device mode, \overline{XI} is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain; $\overline{XO/HF}$ provides a pulse to the next device when the previous device reaches the last location of memory.

Data Outputs (Qo - Q8)

Data outputs for 9-bit wide data. These outputs are in a high impedance condition whenever \overline{R} is HIGH.

Truth Tables

Table 1: Reset and Transmit
Single Device Configuration/Width Expansion Mode

	Inputs			Interna	0	Outputs			
Mode	RS	FURT	XI	Read Pointer	Write Pointer	ĒF	FF	HF	
Reset	0	×	0	Location 0	Location 0	0	1	1	
Retransmit	1	0	0	Location 0	Unchanged	X	Х	X	
Read/Write	1	1 1	0	Increment*	increment*	X	Х	X	

^{*}Pointer will increment if flag is HIGH

Table 2: Reset and First Load Truth Table
Depth Expansion/Compound Expansion Mode

	Inputs			Interna	Outputs		
Mode	RS	FL/RT	XI	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	*	Location 0	Location 0	0	1
Reset All Other Devices	0	0	*	Location 0	Location 0	0	1
Read/Write	1	х	*	Х	Х	х	Х

^{*}XI is connected to XO of previous device (see Figure 12)

RS = Reset input, FL/RT = First Load/Retransmit, EF = Empty Flag output, FF = Full Flag output,

XI = Expansion input, HF = Half-Full Flag input

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	74AC/ACT 25°C		54AC/ACT 74AC/ACT		Units	Conditions	
Cymbo.	1 aramotor	Тур		Guaranteed	Limit		Conditions	
lin	Maximum Input Current		0.1	10.0	1.0	μΑ	Vcc = Max Vin = Vcc	
loz	Maximum 3-State Current		0.5	10.0	5.0	μΑ	High Z, Vcc = Max Vout = 0 to Vcc	
Icca	Supply Current, Quiescent	50.0	2.0	10.0	10.0	mA	Vcc = Max, Vin = 0 V	
Vон		4.49	4.4	4.4	4.4	v	$VIN = VIL \text{ or VIH}$ $IOUT = 20 \mu\text{A},$ $VCC = 4.5 \text{ V}$	
	Minimum HIGH Level Output	5.49	5.4	5.4	5.4	v	VIN \approx VIL Or VIH IOUT \approx 20 μ A, VCC \approx 5.5 V	
			3.86	3.70	3.76	v	lон = -8 mA, Vcc = 4.5 V	
			4.86	4.70	4.76	v	lон = -8 mA, Vcc = 5.5 V	
		0.001	0.1	0.1	0.1	v	VIN = VIL OF VIH IOUT = 20 μ A, VCC = 4.5 V	
V OL	Maximum HIGH Level Output	0.001	0.1	0.1	0.1	v	VIN = VIL OF VIH $lout = 20 \mu A$, Vcc = 5.5 V	
			0.32	0.4	0.37	٧	IoL = 8 mA, Vcc = 4.5 V	
			0.32	0.4	0.37	V	foL = 8 mA, Vcc = 5.5 V	
lold	Minimum Dynamic Output Current			32	32	mA	Vcc = 5.5 V Vold = 2.2 V	
Іонр	Minimum Dynamic Output Current			- 32	- 32	mA	Vcc = 5.5 V Voнb = 3.3 V	

Note 1: Test Load 50 pF, 500 ohm to Ground

AC Characteristics

Symbol		V cc* (V)		74AC		54	AC		AC		
	Parameter		1	4 = + 25° CL = 50 p		TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF		Units	Fig. No.
			Min	Тур	Max	Min	Max	Min	Max		
ta Z	Access Timple	3.3 5.0								ns	
truz	Read Palse LOW to Data Rue at Low Z	3.3 5.0		·					_	ns	
twLZ	Write Pulse NGH to Data Bus at Low Z	3.3 / 5/0	_	,						ns	
tov	Data Valid from Read Pulse HIGH	3.3			^_					ns	
tRHZ	Read Pulse HIGH to Data Bus at High Z	3.3 5.0	7/		///	\triangle				ns	
tefl	Reset to Empty Flag LOW	3.3 5.0		~ <u>{</u>	U_{l}		7 /			ns	
tref	Read LOW to Empty Flag LOW	3.3 5.0			\ 					ns	
tref	Read HIGH to Full Flag HIGH	3.3 5.0					1			ns	
twef	Write HIGH to Empty Flag HIGH	3.3 5.0						(I /	ns	
twff	Write LOW to Full Flag LOW	3.3 5.0							***************************************	ns	
twhF	Write LOW to Half Full Flag LOW	3.3 5.0								ns	
tanf	Read HIGH to Half Full Flag HIGH	3.3 5.0								กร	

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC Operating Requirements

	1		1 (31 – 50 pt 1		54AC	74AC	Units	Fig. No.
Symbol	Parameter	Vcc* (V)			TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
	7 ⁸ 5		Тур		Guaranteed Min	nimum		
trc	Read Cycle Time	3.3 5.0					ns	
trr	Read Recovery Time	3.3 5.0					ns	
tRPW	Read Pulse Width	3.3 5.0					ns	
twc	Write Cycle Time	ે 3.૪ .ક.ઉ	,				ns	
tw	Write Pulse Width	3.3 5.0>	77				ns	
trec	Write Recovery Time	3.3 5.0	44	11/1/			ns	
ts	Data Setup Time	3.3 5.0					ns	
tн	Data Hold Time	3.3 5.0				<u> </u>	ns	
trsc	Reset Cycle Time	3.3 5.0				1/28	ns	
tw	Reset Pulse Width	3.3 5.0			- (,	7097	ns	
trec	Reset Recovery Time	3.3 5.0		1		<i>47</i>	ns	
tatc	Retransmit Cycle Time	3.3 5.0					ns	
tw	Retransmit Pulse Width	3.3 5.0					ns	
trec	Retransmit Recovery Time	3.3 5.0					ns	

^{*}Voltage Range 3.3 is 3.3 V \pm 0.3 V Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC Characteristics

		V cc* (V)		74ACT	•	54/	ACT	74ACT			
Symbol	Parameter		Ta = + 25°C CL = 50 pF			to +	- 55°C 125°C 50 pF	TA = -40°C to +85°C CL = 50 pF		Units	Fig. No.
ta .	Access Time	5.0	144111	Тур	IVIQA	WIIII	Max	141111	Max	ns	
truz	Read Purse LOW to Data Bus at Low 2	5.0							- -	ns	
twLz	Write Pulse HIGH to Data Bus at Low Z	5/0							-	ns	
tov	Data Valid from Read Pulse HIGH	5.0		\triangle						ns	
trHZ	Read Pulse HIGH to Data Bus at High Z	5.0 <		11/2	$\hat{\gamma}_{\wedge}$					ns	
tefl	Reset to Empty Flag LOW	5.0	7	7/		n,				ns	
tref	Read LOW to Empty Flag LOW	5.0		4	7]	W		}		ns	
tref	Read HIGH to Full Flag HIGH	5.0				7		\^		ns	
twer	Write HIGH to Empty Flag HIGH	5.0					U		PI	ns	
twff	Write LOW to Full Flag LOW	5.0						4		ns	
twhF	Write LOW to Half Full Flag LOW	5.0								ns	
tane	Read HIGH to Half Full Flag HIGH	5.0								ns	

^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Operating Requirements

			74ACT		54ACT	74ACT		
Symbol /	Parameter	V cc* (V)	TA = + CL = \$		Ta = -55°C to +125°C CL = 50 pF	Ta = -40°C to +85°C CL = 50 pF	Units	Fig. No.
	~/\lon_		Тур		Guaranteed Mi	nimum		
trc	Read/Cycle Time	5.0					ns	
tra	Read Recovery Time	5 .0					ns	
trpw	Read Pulse Width	/5.0	17 -	,			ns	
twc	Write Cycle Time	5.0	(/ /J	1/5			ns	
tw	Write Pulse Width	5.0 (77/1		/7 0		ns	
trec	Write Recovery Time	5.0	7	7//	1/4 5		ns	
ts	Data Setup Time	5.0		44		$\overline{\wedge}$	ns	
tн	Data Hold Time	5.0			4 17 /	11/2	ns	
trsc	Reset Cycle Time	5.0			72	11/25	ns	
tw	Reset Pulse Width	5.0				U//\\\\	ns	>
trec	Reset Recovery Time	5.0				7 (/	ns	
trtc	Retransmit Cycle Time	5.0					ns	
tw	Retransmit Pulse Width	5.0					ns	
trec	Retransmit Recovery Time	5.0					ns	


^{*}Voltage Range 5.0 is 5.0 V ± 0.5 V

5

Figure 1




a: Typical Application — Signal Processing System



b: Typical Application — High-Speed Multiprocessing System

Figure 2: Reset



Notes: tasc = tas + tasa

W and R = ViH during RESET

Figure 3: Asynchronous Write and Read Operation





Figure 4: Full Flag from Last Write to First Read



5

Figure 5: Empty Flag from Last Read to First Write






Figure 6: Retransmit



Notes: trtc = trt + trtr


EF/HF may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at trrc.

Figure 7: Empty Flag Timing




Note: trpe = trpw

Figure 8: Full Flag Timing



Note: twpf = twpw

Figure 9: Half-Full Flag Timing



Operating Modes


Single Device Mode

A single 'AC/'ACT725 device may be utilized for applications requiring 512 words or less. The 'AC/'ACT725 is in a single device configuration when Expansion In (XI) is grounded. In this mode, HF flag is valid.

Width Expansion Mode


Word width may be easily increased by connecting the corresponding input control signals of multiple devices. Status flags, EF, FF and HF, can be detected from any one device. Any word width can be obtained with additional 'AC/'ACT725s.

Figure 10: Block Diagram of Single 512 x 9 FIFO



Operating Modes, cont'd

Figure 11: Block Diagram of 512 x 18 x 18 FIFO Memory Used in Width **Expansion Mode**



2. FL pins of all other devices are HIGH.

1. FL of the first device is grounded.

Depth Expansion (Dalsy Chain) Mode The 'AC/'ACT725 can easily be adapted to

3. \overline{XO} of each device is tied to \overline{XI} of the next device.

4. External logic is needed to generate a composite FF and EF. This requires ORing all EFs and all FFs, i.e., all must be set to generate the correct composite FF or EF.

applications when the requirements are for greater


than 512 words. Any depth can be obtained with

additional 'AC/'ACT725 devices. The 'AC/'ACT725 operates in the Depth Expansion mode when:

5. The RT function and HF are not available in the Depth Expansion mode.

Notes: Flag detection is accomplished by monitoring FF, EF and HF on any device used in the width expansion configuration. Output signals should not be connected together.

Figure 12: Block Diagram of a 1536 x 9 FIFO Memory (Depth Expansion)



Operating Modes, cont'd

Compound Expansion Mode


The two expansion techniques described previously can be combined in a straightforward manner to achieve large FIFO arrays.

Bidirectional Mode

Applications which require data buffering between two systems (where each system is capable of


read and write operations) can be achieved by pairing '725s as shown in Figure 14. Care must be taken to assure that the appropriate flag is monitored by each system (FF is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). Both Depth Expansion and Width Expansion may be used in the Bidirectional Mode.

Figure 13: Compound FIFO Expansion



Notes: For depth expansion block, see Depth Expansion and Figure 12. For flag detection, see Width Expansion and Figure 11.

Figure 14: Bidirectional FIFO Mode



Data Flow-Through Modes

Two types of flow-through modes are permitted with the '725: read flow-through and write flow-through.

For the read flow-through mode (Figure 15), the FIFO permits reading a single word of data

Figure 15: Read Data Flow-Through Mode

immediately upon writing one word of data into the completely empty FIFO.

In the write flow-through mode (Figure 16), the FIFO permits writing a single word of data immediately after reading one word of data from a completely full FIFO.




Figure 16: Write Data Flow-Through Mode

