# PCMCIA SRAM MEMORY CARD — SEA SERIES

## SRAM Memory Card 128KB Through 512KB

#### **FEATURES**

- High Performance SRAM Memory Card
- Single 5 Volt Supply
- Fast Access Times: 150ns
- x8 Interface (subset of PCMCIA standard)
- Low Power CMOS technology provides very low power and reliable data retention characteristics
  - · Operating current 80mA maximum
  - Standby current < 100µA typical</li>
- Rechargeable Lithium battery with recharge circuitry
  - · Eliminates the need for replaceable batteries
  - Standby current during recharge typically < 2mA</li>
  - · Battery backup time
- 18 months typical typical based on 512kB (lower densities will have greater storage times)
- Unlimited write cycles, no endurance issues
- 2KB EEPROM attribute memory containing CIS (optional)
- Optional Hardware Write Protect Switch
- PC Card Standard Type I Form Factor

#### GENERAL DESCRIPTION


The WEDC SEA SRAM Series memory cards offer a high performance nonvolatile storage solution for code and data storage, disk caching, and write intensive mobile and embedded applications.

Packaged in PCMCIA type I housing the WEDC SRAM SEA series is based on 1 or 4Mbit SRAM memories, providing densities from 128 Kbytes to 512 Kbytes.

The SEA series of SRAM memory cards requires a 5V power supply and operates at speeds to 150ns. The cards are based on advanced CMOS technology providing very low power and reliable data retention characteristics. WEDC's SRAM cards contain a rechargeable lithium battery and recharge circuitry, eliminating the need for replaceable batteries found in many SRAM cards.

WEDC's standard cards are shipped with WEDC's SRAM Logo. Cards are also available with blank housings (no Logo). The blank housings are available in both a recessed (for label) and flat housing. Please contact WEDC sales representative for further information on Custom artwork

## **BLOCK DIAGRAM**



## **PINOUT**


1         GND         Ground           2         DQ3         I/O         Data bit 3           3         DQ4         I/O         Data bit 4           4         DQ5         I/O         Data bit 5           5         DQ6         I/O         Data bit 6           6         DQ7         I/O         Data bit 7           7         CE1#         I         Card enable 1         LOW           8         A10         I         Address bit 10         Death bit 7         Death bit 6         Death bit 6         Death bit 6         Death bit 5         Death bit 6         Death bit 7         Death bit 7         Death bit 7         Death bit 7         Death bit 11         Death bit 11         Death bit 13         Death bit 13         Death bit 14         Death bit 12         Death bit 1         Death bit 14         Death bit 12         Death bit 1         Death bit 1         Death bit 2         Death bit 2         Death bit 2         Deat	Pin	Signal name	I/O	Function	Active
3	1	GND		Ground	
4         DQ5         I/O         Data bit 5           5         DQ6         I/O         Data bit 6           6         DQ7         I/O         Data bit 7           7         CE1#         I         Card enable 1         LOW           8         A10         I         Address bit 10         Dest         I         Output enable         LOW           9         OE#         I         Output enable         LOW           10         A11         I         Address bit 11         Address bit 11           11         A9         I         Address bit 9         Address bit 8           12         A8         I         Address bit 3         Address bit 13           14         A13         I         Address bit 14         Address bit 14         I         Address bit 14         I         Mc         I         I         Write Enable         LOW         I         I         Address bit 14         I         Address bit 14         I         I         I         Address bit 16         I         I         Address bit 15         I         Address bit 15         I         Address bit 15         I         Address bit 3         I         I         Address bit 2         I	2	DQ3	I/O	Data bit 3	
5         DQ6         I/O         Data bit 6           6         DQ7         I/O         Data bit 7           7         CE1#         I         Card enable 1         LOW           8         A10         I         Address bit 10         9         OE#         I         Output enable         LOW           10         A11         I         Address bit 11         I         Address bit 11         I         Address bit 9         I         Address bit 9         I         Address bit 9         I         Address bit 8         I         Address bit 8         I         Address bit 13         I         Address bit 13         I         Address bit 14         I         Address bit 14         I         I         Address bit 14         I         I         Address bit 14         I	3	DQ4	I/O	Data bit 4	
6         DQ7         I/O         Data bit 7           7         CE1#         I         Card enable 1         LOW           8         A10         I         Address bit 10         Output enable         LOW           9         OE#         I         Output enable         LOW           10         A11         I         Address bit 11           11         A9         I         Address bit 9           12         A8         I         Address bit 9           12         A8         I         Address bit 3           13         A13         I         Address bit 13           14         A14         I         Address bit 14           15         WE#         I         Write Enable         LOW           16         NC         I         Write Enable         LOW           17         Vcc         Supply Voltage         I         LOW           18         NC         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15         Address bit 12           21         A12         I         Address bit 7         Address bit 3         Address bit 4	4	DQ5	I/O	Data bit 5	
7         CE1#         I         Card enable 1         LOW           8         A10         I         Address bit 10         9           9         OE#         I         Output enable         LOW           10         A11         I         Address bit 11         I           11         A9         I         Address bit 9         I           12         A8         I         Address bit 9         I           12         A8         I         Address bit 8         I           13         A13         I         Address bit 13         I           14         A14         I         Address bit 14         I           15         WE#         I         Write Enable         LOW           16         NC         I         Write Enable         LOW           17         Vcc         Supply Voltage         I           18         NC         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15         I           21         A12         I         Address bit 7         I         Address bit 6           24         A5         I         Addr	5	DQ6	I/O	Data bit 6	
8         A10         I         Address bit 10           9         OE#         I         Output enable         LOW           10         A11         I         Address bit 11         I           11         A9         I         Address bit 9         I           12         A8         I         Address bit 8         I           13         A13         I         Address bit 13         I           14         A14         I         Address bit 13         I           14         A14         I         Address bit 14         LOW           15         WE#         I         Write Enable         LOW           16         NC         Supply Voltage         I           18         NC         Supply Voltage         I           18         NC         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15         I           21         A12         I         Address bit 12         I           22         A7         I         Address bit 5         I           23         A6         I         Address bit 5         I           24<	6	DQ7	I/O	Data bit 7	
9         OE#         I         Output enable         LOW           10         A11         I         Address bit 11         I           11         A9         I         Address bit 9         I           12         A8         I         Address bit 8         I           13         A13         I         Address bit 13         I           14         A14         I         Address bit 13         I           14         A14         I         Address bit 14         LOW           15         WE#         I         Write Enable         LOW           16         NC         I         Address bit 14         LOW           16         NC         Supply Voltage         I         Address bit 15         I         Address bit 15         I         Address bit 15         I         Address bit 12         I         Address bit 12         I         Address bit 2         I         Address bit 3         I         Address bit 3         I         Address bit 3         I         Address bit 3         I         Address bit 1         I         Address bit 1         I         Address bit 1         I         Address bit 1         I         I         Address bit 1         I	7	CE1#	I	Card enable 1	LOW
10	8	A10	I	Address bit 10	
11         A9         I         Address bit 9           12         A8         I         Address bit 13           13         A13         I         Address bit 14           14         A14         I         Address bit 14           15         WE#         I         Write Enable         LOW           16         NC         Supply Voltage           18         NC         Supply Voltage           18         NC         Address bit 16         128KB(2)           20         A15         I         Address bit 15           21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 2           33         WP         O	9	OE#	I	Output enable	LOW
12         A8         I         Address bit 8           13         A13         I         Address bit 13           14         A14         I         Address bit 14           15         WE#         I         Write Enable         LOW           16         NC         Supply Voltage           18         NC         Supply Voltage           18         NC         Address bit 16         128KB(2)           20         A15         I         Address bit 15           21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         W	10	A11	I	Address bit 11	
13         A13         I         Address bit 13           14         A14         I         Address bit 14           15         WE#         I         Write Enable         LOW           16         NC         Supply Voltage           17         Vcc         Supply Voltage           18         NC         Supply Voltage           19         A16         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15         12           21         A12         I         Address bit 12         12         12           22         A7         I         Address bit 7         13         14         14         14         14         14         14         14         14         14         14         14         14         15         14	11	A9	I	Address bit 9	
14         A14         I         Address bit 14           15         WE#         I         Write Enable         LOW           16         NC         Supply Voltage         17         Vcc         Supply Voltage         18         NC         19         A16         I         Address bit 16         128KB(2)         12         12         Address bit 15         12         Address bit 15         12         14         Address bit 12         12         14         Address bit 12         15         16         Address bit 12         16         16         16         Address bit 12         17         16         16         Address bit 12         17         16         Address bit 2         17         16         Address bit 3         17         17         16         Address bit 3         17         17         16         17         Address bit 3         17         17         17         17         17         17         18         18         18         18         18         18         18         18         18         18         18	12	A8	I	Address bit 8	
15         WE#         I         Write Enable         LOW           16         NC         Supply Voltage           17         Vcc         Supply Voltage           18         NC         19         A16         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15         12         Address bit 12         12         Address bit 12         14         Address bit 12         15         16         Address bit 12         16         Address bit 12         16         16         Address bit 6         17         Address bit 6         17         17         Address bit 5         18         18         Address bit 5         18         18         Address bit 3         18         Address bit 3         18         18         Address bit 2         18         18         Address bit 1         19         18         18         Address bit 1         19         18	13	A13	I	Address bit 13	
16         NC           17         Vcc         Supply Voltage           18         NC           19         A16         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15           21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	14	A14	I	Address bit 14	
17         Vcc         Supply Voltage           18         NC           19         A16         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15           21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 3           27         A2         I         Address bit 3           27         A2         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	15	WE#	I	Write Enable	LOW
18         NC           19         A16         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15           21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	16	NC			
19         A16         I         Address bit 16         128KB(2)           20         A15         I         Address bit 15           21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	17	Vcc		Supply Voltage	
20 A15 I Address bit 15 21 A12 I Address bit 12 22 A7 I Address bit 7 23 A6 I Address bit 6 24 A5 I Address bit 5 25 A4 I Address bit 4 26 A3 I Address bit 3 27 A2 I Address bit 2 28 A1 I Address bit 1 29 A0 I Address bit 0 30 DQ0 I/O Data bit 0 31 DQ1 I/O Data bit 1 32 DQ2 I/O Data bit 2 33 WP O Write Potect HIGH	18	NC			
21         A12         I         Address bit 12           22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	19	A16	I	Address bit 16	128KB(2)
22         A7         I         Address bit 7           23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	20	A15	I	Address bit 15	
23         A6         I         Address bit 6           24         A5         I         Address bit 5           25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	21	A12	I	Address bit 12	
24         A5         I         Address bit 5           25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	22	A7	1	Address bit 7	
25         A4         I         Address bit 4           26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	23	A6	I	Address bit 6	
26         A3         I         Address bit 3           27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	24	A5	I	Address bit 5	
27         A2         I         Address bit 2           28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	25	A4	I	Address bit 4	
28         A1         I         Address bit 1           29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	26	A3	I	Address bit 3	
29         A0         I         Address bit 0           30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	27	A2	I	Address bit 2	
30         DQ0         I/O         Data bit 0           31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	28	A1	I	Address bit 1	
31         DQ1         I/O         Data bit 1           32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	29	A0	I	Address bit 0	
32         DQ2         I/O         Data bit 2           33         WP         O         Write Potect         HIGH	30	DQ0	I/O	Data bit 0	
33 WP O Write Potect HIGH	31	DQ1	I/O	Data bit 1	
	32	DQ2	I/O	Data bit 2	
34 GND Ground	33	WP	0	Write Potect	HIGH
	34	GND		Ground	

Pin	Signal name	I/O	Function	Active
35	GND		Ground	
36	CD1#	0	Card Detect 1	LOW
37	NC	I/O	Data bit 11	
38	NC	I/O	Data bit 12	
39	NC	I/O	Data bit 13	
40	NC	I/O	Data bit 14	
41	NC	1	Data bit 15	
42	NC	ı	Card Enable 2	LOW
43	VS1	0	Voltage Sense 1	N.C.
44	NC			
45	NC			
46	A17	1	Address bit 17	
47	A18	I	Address bit 18	512KB(2)
48	NC	I	Address bit 19	
49	NC	I	Address bit 20	
50	NC	I	Address bit 21	
51	Vcc		Supply Voltage	
52	NC			
53	NC		Address bit 22	
54	NC		Address bit 23	
55	NC		Address bit 24	
56	NC		Address bit 25	
57	VS2	0	Voltage Sense 2	N.C.
58	NC			
59	Wait#	0	Extended Bus Cycle	Low
60	NC			
61	REG#	1	Attrib Mem Select	Low
62	BVD2	0	Bat. Volt. Detect 2	
63	BVD1	0	Bat. Volt. Detect 1	(3)
64	DQ8	I/O	Data bit 8	
65	DQ9	I/O	Data bit 9	
66	DQ10	0	Data bit 10	
67	CD2#	0	Card Detect 2	LOW
68	GND		Ground	

#### Notes:

- 1. CD1# and CD2# are grounded internal to PC Card.
- Shows density for which specified address bit is MSB. Higher order address bits are no connects (i.e., 512kB A18 is MSB, A19 - A21 are NC).
- 3. BVD1 is an open drain output with a 10K ohm internal pull-up resistor.

## **PACKAGE DIMENSIONS**



## **CARD SIGNAL DESCRIPTION**

Symbol	Туре	Name and Function
A0 - A25	INPUT	ADDRESS INPUTS: A0 through A25 enable direct addressing of up to 64MB of memory on the card. Signal A0 is not used in word access mode. A25 is the most significant bit. (address pins used are based on card density, see pinout for highest used address pin)
DQ0 – DQ7 DQ8 – DQ15	INPUT/OUTPUT	DATA INPUT/OUTPUT: DQ0 THROUGH DQ15 constitute the bi-directional databus. DQ0 - DQ7 constitute the lower (even) byte and DQ8 - DQ15 the upper (odd) byte. Upper byte is Not Connected on this card.
CE1#, CE2#	INPUT	CARD ENABLE 1 AND 2: CE1# enables even byte accesses, CE2# control signal in PCMCIA standard, to access high byte, - not used on this card
OE#	INPUT	OUTPUT ENABLE: Active low signal enabling read data from the memory card.
WE#	INPUT	WRITE ENABLE: Active low signal gating write data to the memory card.
RDY/BSY#	OUTPUT	READY/BUSY OUTPUT: Not used for SRAM cards
CD1#, CD2#	OUTPUT	CARD DETECT 1 and 2: Provide card insertion detection. These signals are connected to ground internally on the memory card. The host socket interface circuitry shall supply 10K-ohm or larger pull-up resistors on these signal pins.
WP	OUTPUT	WRITE PROTECT: Follows hardware Write Protect Switch. When Switch is placed in on position, signal is pulled high (10K ohm). When switch is off signal is pulled low.
VPP1, VPP2	N.C.	PROGRAM/ERASE POWER SUPPLY: Not used for SRAM cards.
Vcc		CARD POW ER SUPPLY: 5.0V for all internal circuitry.
GND		GROUND: for all internal circuitry.
REG#	INPUT	ATTRIBUTE MEMORY SELECT: only used with cards built with optional attribute memory.
RST	INPUT	RESET: Not used for SRAM cards
WAIT#	OUTPUT	WAIT: This signal is pulled high internally for compatibility. No wait states are generated.
BVD1, BVD2	OUTPUT	BATTERY VOLTAGE DETECT: Provides status of Battery voltage. BVD2 = BVD1 = V <sub>OH</sub> (battery voltage is guaranteed to retain data) BVD2 = V <sub>OL</sub> , BVD1 = V <sub>OH</sub> (data is valid, battery recharge required) BVD2 = BVD1 = V <sub>OL</sub> (data may no longer be valid, battery requires extended recharge)
VS1, VS2	OUTPUT	VOLTAGE SENSE: Notifies the host socket of the card's Vcc requirements. VS1 and VS2 are open to indicate a 5V, 16 bit card has been inserted.
RFU		RESERVED FOR FUTURE USE
N.C.		NO INTERNAL CONNECTION TO CARD: pin may be driven or left floating

## **FUNCTIONAL TRUTH TABLE**

READ function				
Function Mode	CE2#	CE1#	OE#	WE#
Standby Mode	Х	Н	Χ	Χ
Byte Access (8 bits)	Х	L	L	Н
WRITE function				
Standby Mode	Х	Н	Χ	Χ
Byte Access (8 bits)	Х	L	Н	L

Common Memory						
REG# D15-D8 D7-D0						
X	X High-Z					
Н	High-Z	Data Out				
Х	Х					
Н	Data In					

Attribute Memory						
REG#	REG# D15-D8					
Х	High-Z	High-Z				
L	High-Z	Data Out				
Х	Χ					
L	Data In					

#### ABSOLUTE MAXIMUM RATINGS<sup>2</sup>

Operating Temperature T <sub>A</sub> (ambient)	
Commercial	0°C to +60 °C
Industrial	-40°C to +85 °C
Storage Temperature	
Commercial	0°C to +60 °C
Industrial	-40°C to +85 °C
Voltage on any pin relative to Vss	-0.5V to Vcc+0.5V (1)
Vcc supply Voltage relative to Vss	-0.5V to +7.0V

#### Motos:

- During transitions, inputs may undershoot to -2.0V or overshoot to Vcc +2.0V for periods less than 20ns.
- 2. Stress greater than those listed under "Absolute Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC CHARACTERISTICS<sup>1</sup>

CMOS Test Conditions:  $V_{IL} = V_{SS} \pm 0.2V$ ,  $V_{IH} = V_{CC} \pm 0.2V$ 

Sym	Parameter	Density	Notes	Min	Typ(3)	Max	Units	Test Conditions
Icc	Vcc Active Current	128KB	1		40	80	mA	V <sub>CC</sub> = 5.25V
		256KB			40	80		tcycle = 150ns
Iccs	Vcc Standby Current	All	2,4	< 0.1	< 1	10	mA	V <sub>CC</sub> = 5.25V
								Control Signals = VCC
ILI	Input Leakage Current	All	5,6			±20	μA	V <sub>CC</sub> = V <sub>CC</sub> MAX
								Vin =Vcc or Vss
ILO	Output Leakage Current	All	6			±20	μA	V <sub>CC</sub> = V <sub>CC</sub> MAX
								V <sub>OUT</sub> =V <sub>CC</sub> or V <sub>SS</sub>
VIL	Input Low Voltage	All	6	0		0.8	V	
ViH	Input High Voltage	All	6	3.85		Vcc +0.5	V	
Vol	Output Low Voltage	All	6			0.4	V	I <sub>OL</sub> = 3.2mA
VoH	Output High Voltage	All	6	Vcc- 0.4		Vcc	V	I <sub>OH</sub> = -2.0mA

#### Notes:

- 1. All currents are for x8 mode and are RMS values unless otherwise specified.
- 2. Control Signals: CE1#, CE2#, OE#, WE#, REG#.
- 3. Typical: Vcc = 5V, T = +25C.
- 4. Iccs includes battery recharge current. Value depends on battery discharge level. Iccs min is specified for fully charged battery.

  Iccs typical value is specified for battery discharge to 2.7V. Iccs max is specified for a fully discharged battery (0V). Battery will recharge to 1.5V in 20 sec.
- 5. Values are the same for byte and word wide modes for all card densities.
- 6. Exceptions: Leakage currents on CE1#, CE2#, OE#, REG# and WE# will be < 500 µA when V<sub>IN</sub> = GND due to internal pull-up resistors

## **BATTERY CHARACTERISTICS**

Parameter	Density	Notes	Type I	Units	Conditions
Battery Life	All	(1)	10	years	Normal operation, T=25C
Deller	128KB	(2)	24		T=25C
Battery Backup Time	512KB	]	18	months (typical)	Battery backup time is a calculated value and is not guaranteed. This should not be used
Баскир ППЕ		1		(typical)	to schedule battery recharging.

#### Notes:

- 1. Battery Life refers to functional lifetime of battery.
- 2. Battery backup time is density and temperature dependent.




# AC CHARACTERISTICS Read Timing Parameters

		15	150ns	
SYM (PCMCIA)	Parameter	Min	Max	Unit
trc	Read Cycle Time	150		ns
t <sub>a</sub> (A)	Address Access Time		150	ns
ta(CE)	Card Enable Access Time		150	ns
t <sub>a</sub> (OE)	Output Enable Access Time		75	ns
t <sub>su</sub> (A)	Address Setup Time	20		ns
t <sub>su</sub> (CE)	Card Enable Setup Time	0		ns
t <sub>h</sub> (A)	Address Hold Time	20		ns
th(CE)	Card Enable Hold Time	20		ns
t <sub>v</sub> (A)	Output Hold from Address Change	0		ns
tdis(CE)	Output Disable Time from CE#		75	ns
tdis(OE)	Output Disable Time from OE#		75	ns
t <sub>dis</sub> (CE)	Output Enable Time from CE#	5		ns
t <sub>dis</sub> (CE)	Output Enable Time from OE#	5		ns

Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.

## **Read Timing Diagram**






## **AC CHARACTERISTICS Write Timing Parameters**

		150	)ns	
SYM (PCMCIA)	Parameter	Min	Max	Unit
tCW	Write Cycle Time	150		ns
tw(WE)	Write Pulse Width	80		ns
tsu(A)	Address Setup Time	20		ns
tsu(A-WEH)	Address Setup Time for WE#	100		ns
tsu(CE-WEH)	Card Enable Setup Time for WE#	100		ns
tsu(D-WEH)	Data Setup Time for WE#	50		ns
th(D)	Data Hold Time	20		ns
trec(WE)	Write Recover Time	20		ns
tdis(WE)	Output Disable Time from WE#		75	ns
tdis(OE)	Output Disable Time from OE#		75	ns
ten(WE)	Output Enable Time from WE#	5		ns
tdis(OE)	Output Enable Time from OE#	5		ns
tsu(OE-WE)	Output Enable Setup from WE#	10		ns
th(OE-WE)	Output Enable Hold from WE#	10		ns
tsu(CE)	Card Enable Setup Time from OE#	0		ns
th(CE)	Card Enable Hold Time	20		ns


Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.

## **Write Timing Diagram**




- 2. When the data I/O pins are in the output state, no signals shall be applied to the data pins (D15 -D0) by the host system.

#### PRODUCT MARKING



#### PRODUCT NUMBERING



## **ORDERING INFORMATION**

## **8P XXX SEA YY SS T ZZ**

where

**XXX:** 128 128KB 512 512KB

YY: 01 no attribute memory, no Write Protect Switch
02 with attribute memory, no Write Protect Switch
03 with Write Protect Switch, no attribute memory
04 with attribute memory, with Write Protect Switch

SS: 00 WEDC SRAM Logo Type I01 Blank Housing, Type I

02 Blank Housing, Type I Recessed

T: C Commercial Industrial

**ZZ**: 15 150ns

## **Document Title**

PCMCIA SRAM Memory Card — SEA Series

SRAM Memory Card 128kB through 512kB

# **Revision History**

Rev#	History	Release Date	Status
Rev 1	1.0 Initial release	6-1-98	
Rev 2	2.0 Company/logo change	5-27-99	
Rev 3	3.0 Added page 8, changed page header	6-1-00	
Rev 4	4.0 Updated data sheet title from "Flash Memory Card" to "SRAM Memory Card".	February 2007	Final