



Integrated Device Technology, Inc.

# 1M x 32 CMOS STATIC RAM MODULE

**PRELIMINARY**  
**IDT7MP4104**
**FEATURES:**

- High density 4 megabyte static RAM module
- Low profile 80 pin ZIP (Zig-zag In-line vertical Package) or 80 pin SIMM (Single In-line Memory Module)
- Fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ( $\pm 10\%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

**PIN CONFIGURATION<sup>(1)</sup>**

PD0	2	1	GND	PD0-NC
PD2	4	3	PD1	PD1-GND
I/O0	6	5	I/O4	PD2-NC
I/O1	8	7	Vcc	
I/O2	10	9	I/O5	
I/O3	12	11	I/O6	
GND	14	13	I/O7	
A5	16	15	A6	
A6	18	17	A1	
A7	20	19	A2	
A8	22	21	A3	
A9	24	23	Vcc	
A10	26	25	A4	
I/O8	28	27	GND	
I/O9	30	29	I/O12	
I/O10	32	31	I/O13	
I/O11	34	33	I/O14	
WE0	36	35	I/O15	
OE0	38	37	WE1	
CS	40	39	Vcc	
NC	42	41	GND	
WE2	44	43	OE1	
I/O16	46	45	WE3	
I/O17	48	47	I/O20	
I/O18	50	49	I/O21	
I/O19	52	51	I/O22	
GND	54	53	I/O23	
A17	56	55	A11	
A18	58	57	A12	
A19	60	59	A13	
NC	62	61	A14	
NC	64	63	Vcc	
NC	66	65	A15	
NC	68	67	GND	
NC	70	69	A16	
I/O24	72	71	I/O28	
I/O25	74	73	Vcc	
I/O26	76	75	I/O29	
I/O27	78	77	I/O30	
GND	80	79	I/O31	

ZIP, SIMM  
TOP VIEW

2769 drw 01

**NOTE:**

1. Pins 2, 3 and 4 (PD0, PD1 and PD2) are read by the user to determine the density of the module. If PD0 reads NC, PD1 reads GND and PD2 reads NC, then the module has a 1M depth.


**DESCRIPTION:**

The IDT7MP4104 is a 1M x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 1M x 4 static RAMs in plastic packages. Availability of four write enable lines (one for each group of two RAMs) provides byte access. The IDT7MP4104 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MP4104 is packaged in a 80 pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 80 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 80 pins to be placed on a package 4.45 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4104 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Three identification pins (PD0, PD1 and PD2) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0, PD1 and PD1 to determine a 1M depth.

**FUNCTIONAL BLOCK DIAGRAM**

2769 drw 02

**PIN NAMES**

I/O0-31	Data Inputs/Outputs
A0-19	Addresses
CS	Chip Select
WE0-WE3	Write Enables
OE0	Output Enable for Lower Word
OE1	Output Enable for Upper Word
PD0-PD2	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

2769 tbi 01

**COMMERCIAL TEMPERATURE RANGE****APRIL 1992**

©1992 Integrated Device Technology, Inc.

DSC-7101-

1

7-14-1

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $F = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
$C_{IN(D)}$	Input Capacitance (Data)	$V_{(IN)} = 0\text{V}$	15	pF
$C_{IN1}$	Input Capacitance (Address, $\overline{CS}$ )	$V_{(IN)} = 0\text{V}$	60	pF
$C_{IN2}$	Input Capacitance ( $\overline{WE}$ )	$V_{(IN)} = 0\text{V}$	15	pF
$C_{IN3}$	Input Capacitance ( $\overline{OE}$ )	$V_{(IN)} = 0\text{V}$	30	pF
$C_{OUT}$	Output Capacitance	$V_{(OUT)} = 0\text{V}$	15	pF

NOTE: 2769 tbl 02

1. This parameter is guaranteed by design but not tested.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$GND$	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	—	6.0	V
$V_{IL}$	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

NOTE: 2769 tbl 03

- 1.
- $V_{IL(\min)} = -1.5\text{V}$
- for pulse width less than 10ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	$V_{CC}$
Commercial	0°C to +70°C	0V	5.0V ± 10%

2769 tbl 04

**DC ELECTRICAL CHARACTERISTICS**(V<sub>CC</sub> = 5.0V ± 10%, T<sub>A</sub> = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{L1} $	Input Leakage (Address and Control)	$V_{CC} = \text{Max.}; V_{IN} = \text{GND to } V_{CC}$	—	80	µA
$ I_{L2} $	Input Leakage (Data)	$V_{CC} = \text{Max.}; V_{IN} = \text{GND to } V_{CC}$	—	10	µA
$ I_{LO} $	Output Leakage	$V_{CC} = \text{Max.}; \overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	—	10	µA
$I_{OL}$	Output Low	$V_{CC} = \text{Min.}, I_{OL} = 8\text{mA}$	—	0.4	V
$I_{OH}$	Output High	$V_{CC} = \text{Min.}, I_{OH} = -4\text{mA}$	2.4	—	V

2769 tbl 07

7

Symbol	Parameter	Test Conditions	7MP4104 Max.	Unit
$I_{CC}$	Dynamic Operating Current	$f = f_{MAX}; \overline{CS} = V_{IL}$ $V_{CC} = \text{Max.}; \text{Output Open}$	1200	mA
$I_{SB}$	Standby Supply Current	$\overline{CS} \geq V_{IH}, V_{CC} = \text{Max.}$ $\text{Outputs Open}, f = f_{MAX}$	480	mA
$I_{SB1}$	Full Standby Supply Current	$\overline{CS} \geq V_{CC} - 0.2\text{V}; f = 0$ $V_{IN} > V_{CC} - 0.2\text{V} \text{ or } < 0.2\text{V}$	80	mA

2769 tbl 08


7-14-2

2

### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4


2769 tbl 09



2769 dw 03

\*Includes scope and jig.

Figure 1. Output Load



2769 dw 04

Figure 2. Output Load  
(for tolZ, toHZ, tchZ, tCLZ, tWHZ, tow)





Figure 3. Alternate Output Load

2769 dw 05

Figure 4. Alternate Lumped Capacitive Load,  
Typical Derating

2769 dw 06

7-14-3

## AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ±10%, TA = 0°C to +70°C)


Symbol	Parameter	7MP4104SxxZ, 7MP4104SxxM						Unit	
		-20		-25		-35			
		Min.	Max.	Min.	Max.	Min.	Max.		
<b>Read Cycle</b>									
t <sub>RC</sub>	Read Cycle Time	20	—	25	—	35	—	ns	
t <sub>AA</sub>	Address Access Time	—	20	—	25	—	35	ns	
t <sub>ACS</sub>	Chip Select Access Time	—	20	—	25	—	35	ns	
t <sub>TCLZ</sub> <sup>(1)</sup>	Chip Select to Output in Low Z	3	—	3	—	3	—	ns	
t <sub>OE</sub>	Output Enable to Output Valid	—	12	—	15	—	18	ns	
t <sub>TOLZ</sub> <sup>(1)</sup>	Output Enable to Output in Low Z	0	—	0	—	0	—	ns	
t <sub>TCHZ</sub> <sup>(1)</sup>	Chip Deselect to Output in High Z	—	10	—	12	—	18	ns	
t <sub>TOHZ</sub> <sup>(1)</sup>	Output Disable to Output in High Z	—	10	—	12	—	18	ns	
t <sub>TOH</sub>	Output Hold from Address Change	3	—	3	—	3	—	ns	
t <sub>TPU</sub> <sup>(1)</sup>	Chip Select to Power-Up Time	0	—	0	—	0	—	ns	
t <sub>TPD</sub> <sup>(1)</sup>	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns	
<b>Write Cycle</b>									
t <sub>WC</sub>	Write Cycle Time	20	—	25	—	35	—	ns	
t <sub>CW</sub>	Chip Select to End of Write	15	—	20	—	30	—	ns	
t <sub>AW</sub>	Address Valid to End of Write	15	—	20	—	30	—	ns	
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	ns	
t <sub>WP</sub>	Write Pulse Width	15	—	20	—	30	—	ns	
t <sub>WR</sub>	Write Recovery Time	3	—	3	—	3	—	ns	
t <sub>WHZ</sub> <sup>(1)</sup>	Write Enable to Output in High Z	—	10	—	15	—	20	ns	
t <sub>DW</sub>	Data to Write Time Overlap	12	—	15	—	20	—	ns	
t <sub>DH</sub>	Data Hold from Write Time	0	—	0	—	0	—	ns	
t <sub>OW</sub> <sup>(1)</sup>	Output Active from End of Write	0	—	0	—	0	—	ns	

2769 (b) 10

**NOTE:**


- This parameter is guaranteed by design, but not tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>




2769 drw 07

### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>



2769 drw 08

### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




2769 drw 09

#### NOTES:


1. WE is High for Read Cycle.
2. Device is continuously selected.  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with CS transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>(1, 2, 3, 7)</sup>**



2769 drw 10

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1, 2, 3, 5)</sup>**



7

2769 drw 11

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $tWP$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $tWP$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6. Transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $tWP$  or  $(tWHZ + tOW)$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $tOW$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $tWP$ .

**PACKAGE DIMENSIONS - PLEASE CONSULT FACTORY FOR DETAILS**

7-14-6

6