



KERSEMI

IRFBC20, SiHFBC20

## Power MOSFET

PRODUCT SUMMARY	
V <sub>DS</sub> (V)	600
R <sub>D(on)</sub> (Ω)	V <sub>GS</sub> = 10 V      4.4
Q <sub>g</sub> (Max.) (nC)	18
Q <sub>gs</sub> (nC)	3.0
Q <sub>gd</sub> (nC)	8.9
Configuration	Single


### FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Parallelizing
- Simple Drive Requirements
- Lead (Pb)-free Available



RoHS\*

COMPLIANT



### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

### ORDERING INFORMATION

Package	TO-220
Lead (Pb)-free	IRFBC20PbF SiHFBC20-E3
SnPb	IRFBC20 SiHFBC20

### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V <sub>DS</sub>	600	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	
Continuous Drain Current	I <sub>D</sub>	2.2	A
		1.4	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	8.0	
Linear Derating Factor		0.40	W/°C
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	84	mJ
Repetitive Avalanche Current <sup>a</sup>	I <sub>AR</sub>	2.2	A
Repetitive Avalanche Energy <sup>a</sup>	E <sub>AR</sub>	5.0	mJ
Maximum Power Dissipation	P <sub>D</sub>	50	W
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	3.0	V/ns
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s	300 <sup>d</sup>	
Mounting Torque	6-32 or M3 screw	10	lbf · in
		1.1	N · m

#### Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- V<sub>DD</sub> = 50 V, starting T<sub>J</sub> = 25 °C, L = 31 mH, R<sub>G</sub> = 25 Ω, I<sub>AS</sub> = 2.2 A (see fig. 12).
- I<sub>SD</sub> ≤ 2.2 A, dI/dt ≤ 40 A/μs, V<sub>DD</sub> ≤ V<sub>DS</sub>, T<sub>J</sub> ≤ 150 °C.
- 1.6 mm from case.

**THERMAL RESISTANCE**





PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62	°C/W
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.50	-	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	2.5	

**SPECIFICATIONS** T<sub>J</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>Static</b>							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		600	-	-	V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.88	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V		-	-	100	μA
		V <sub>DS</sub> = 480V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	500	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 1.3 A <sup>b</sup>	-	-	4.4	Ω
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 1.3 A <sup>b</sup>		1.4	-	-	S
<b>Dynamic</b>							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		-	350	-	pF
Output Capacitance	C <sub>oss</sub>			-	48	-	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	8.6	-	
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 2.0 A, V <sub>DS</sub> = 360 V see fig. 6 and 13 <sup>b</sup>	-	-	18	nC
Gate-Source Charge	Q <sub>gs</sub>			-	-	3.0	
Gate-Drain Charge	Q <sub>gd</sub>			-	-	8.9	
Turn-On Delay Time	t <sub>d(on)</sub>			-	10	-	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 2.0 A R <sub>G</sub> = 18 Ω, R <sub>D</sub> = 150 Ω see fig. 10 <sup>b</sup>		-	23	-	ns
Turn-Off Delay Time	t <sub>d(off)</sub>		-	30	-		
Fall Time	t <sub>f</sub>		-	25	-		
Internal Drain Inductance	L <sub>D</sub>		-	4.5	-		
Internal Source Inductance	L <sub>S</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	7.5	-	nH
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.2	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	8.0	
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 2.2 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	2.0	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = 2.0 A, dI/dt = 100 A/μs <sup>b</sup>		-	290	580	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.67	1.3	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					

**Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).  
b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$** 

**Fig. 3 - Typical Transfer Characteristics**

**Fig. 2 - Typical Output Characteristics,  $T_C = 150^\circ\text{C}$** 

**Fig. 4 - Normalized On-Resistance vs. Temperature**




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



KERSEMI

IRFBC20, SiHFBC20




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

### Peak Diode Recovery dV/dt Test Circuit



\*  $V_{GS} = 5 \text{ V}$  for logic level devices

**Fig. 14 - For N-Channel**