


Ultra low drop BiCMOS voltage regulator

Features

- 1.5 A guaranteed output current
- Ultra low dropout voltage (200 mV typ. @ 1.5 A load, 40 mV typ. @ 300 mA load)
- Very low quiescent current (1 mA typ. @ 1.5 A load, 1 µA max @ 25 °C in off mode)
- Logic-controlled electronic shutdown
- Current and thermal internal limit
- ± 1.5 % output voltage tolerance @ 25 °C
- Fixed and ADJ output voltages: 1.22 V, 1.8 V, 2.5 V, 3.3 V, ADJ. (see *Table 1*)
- Temperature range: -40 to 125 °C
- Fast dynamic response to line and load changes
- Stable with ceramic capacitor (see *Section 7.1*, *Section 7.2* and *Section 7.3*)
- Available in PPAK, DPAK and DFN6 (3x3 mm)

Typical application

- Microprocessor power supply
- DSPs power supply
- Post regulators for switching suppliers
- High efficiency linear regulator



Description

The LD39150xx is a fast ultra low drop linear regulator which operates from 2.5 V to 6 V input supply.

A wide range of output options are available. The low drop voltage, low noise, and ultra low quiescent current make it suitable for low voltage microprocessor and memory applications. The device is developed on a BiCMOS process which allows low quiescent current operation independently of output load current.

Table 1	١.	Device	summary	ı

Part numbers		Output voltages		
Part numbers	DPAK (T&R)	PPAK (T&R)	DFN ⁽¹⁾	Output voltages
LD39150XX12	LD39150DT12-R		LD39150PU12R	1.22 V
LD39150XX18	LD39150DT18-R	LD39150PT18-R	LD39150PU18R	1.8 V
LD39150XX25	LD39150DT25-R	LD39150PT25-R	LD39150PU25R	2.5 V
LD39150XX33	LD39150DT33-R	LD39150PT33-R	LD39150PU33R	3.3 V
LD39150XX		LD39150PT-R	LD39150PU-R	ADJ from 1.22 to 5.0 V

^{1.} Available on request.

Contents LD39150xx


Contents

1	Diag	ram3
2	Pin o	configuration4
3	Турі	cal application circuits
4	Maxi	imum ratings
5	Elec	trical characteristics 8
6	Турі	cal performance characteristics
7	App	lication notes11
	7.1	External capacitors
	7.2	Input capacitor
	7.3	Output capacitor
	7.4	Thermal note
	7.5	Inhibit input operation
8	Pack	rage mechanical data
9	Revi	sion history

LD39150xx Diagram

1 Diagram

Figure 1. Block diagram



(*) Not present on ADJ versions.

Pin configuration LD39150xx

2 Pin configuration

Figure 2. Pin connections (top view for DPAK and PPAK, bottom view for DFN)





Table 2. Pin description

Pin n°		SYMBOL	NOTE			
DFN	DEN PPAK DPAK		STNIBOL	NOTE		
5	5		V _{SENSE} /N.C.	For fixed versions: to be connected with LDO output voltage pins for DFN package and not connected on PPAK		
	ADJ		ADJ	or adjustable version: Error amplifier input pin for V_{O} from 1.22 to 5.0 V		
3	2	1	V _I	LDO input voltage; V_l from 2.5 V to 6 V, C_l = 1 μ F must be located at a distance of not more than 0.5" from input pin.		
4	4	3	V _O	LDO output voltage pins, with minimum C_O = 2.2 μF needed for stability (also refer to C_O vs ESR stability chart)		
2	1		V _{INH}	Inhibit input voltage: ON MODE when $V_{INH} \ge 2$ V, OFF MODE when $V_{INH} \le 0.3$ V (Do not leave floating, not internally pulled down/up)		
1	3	2	GND	Common ground		
6			N.C.	Not connected		

3 Typical application circuits


(C_I and C_O capacitors must be placed as close as possible to the IC pins)

Figure 3. LD39150xx fixed version with inhibit



Note: Inhibit pin is not internally pulled down/up then it must not be left floating. Disable the device when connected to GND or to a positive voltage less than 0.3 V.

Figure 4. LD39150xx adjustable version



Note: Set R2 as close as possible to 4.7 $k\Omega$

Figure 5. LD39150xx DPAK





Figure 6. Timing diagram



LD39150xx Maximum ratings

4 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
VI	DC input voltage	-0.3 to 6.5	V
V _{INH}	INHIBIT input voltage	-0.3 to V _I +0.3 (6.5 V max)	V
V _O	DC output voltage	-0.3 to V _I +0.3 (6.5 V max)	V
V _{ADJ}	ADJ pin voltage	-0.3 to V _I +0.3 (6.5 V max)	V
Io	Output current	Internally limited	mA
P _D	Power dissipation	Internally limited	mW
T _{STG}	Storage temperature range	-50 to 150	°C
T _{OP}	Operating junction temperature range	-40 to 125	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4. Thermal data

Symbol	Parameter	PPAK	DPAK	DFN ⁽¹⁾	Unit
R _{thJA}	Thermal resistance junction-ambient	100	100	40	°C/W
R _{thJC}	Thermal resistance junction-case	8	8	10	°C/W

^{1.} With PCB ground plane heatsink.

Electrical characteristics LD39150xx

5 Electrical characteristics

Table 5. Electrical characteristics $(T_J = 25 \, ^{\circ}\text{C}, \, V_I = V_O + 1 \, \text{V}, \, C_I = 1 \, \mu\text{F}, \, C_O = 2.2 \, \mu\text{F}, \, I_{LOAD} = 10 \, \text{mA}, \, V_{INH} = 2 \, \text{V}, \, \text{unless otherwise specified})$

Symbol	Parameter	Param	eter	Min.	Тур.	Max.	Unit
VI	Operating input voltage			2.5		6	٧
		$V_I = V_O + 1V$, $I_{LOAD} =$	= 10mA to 1.5A	-1.5		1.5	
V _O	Output voltage tolerance	$V_I = V_O + 1V \text{ to } 6V,$ $I_{LOAD} = 10\text{mA to } 1.5$ $T_J = -40 \text{ to } 125^{\circ}\text{C}$	5A	-3		3	% of V _{O(NOM)}
V _{REF}	Reference voltage				1.22		V
ΔV _O	Output voltage LINE	$V_I = V_O + 1V$ to 6V			0.04		%
ΔνΟ	regulation	$V_I = V_O + 1V$ to 6V, T	$_{\rm J}$ = -40 to 125°C		0.1	0.2	%
	Output voltage LOAD	$I_{LOAD} = 10$ mA to 1.5	5A		0.06		
$\Delta V_O/\Delta I_{LOAD}$	regulation	$I_{LOAD} = 10$ mA to 1.8 $T_{J} = -40$ to 125°C	5A,		0.2	0.4	%/A
W	Drangut valtage (V V)	$I_{LOAD} = 300$ mA, $T_{J} =$	=-40 to 125°C		40	80	m)/
V_{DROP}	Dropout voltage (V _I - V _O)	$I_{LOAD} = 1.5A, T_{J} = -$	40 to 125°C		200	400	- mV
	Quiescent current: ON MODE	$I_{LOAD} = 10$ mA to 1.8 $T_{J} = -40$ to 125°C	I _{LOAD} = 10mA to 1.5A, V _{INH} = 2V T _J = -40 to 125°C		1	2.5	mA
IQ	Quiescent current:	V _{INH} = 0.3V	V _{INH} = 0.3V			1	
	OFF MODE	$V_{INH} = 0.3V, T_J = -4$	$V_{INH} = 0.3V$, $T_{J} = -40$ to 125°C			5	μΑ
Short circui	t protection	•					
I _{SC}	Short circuit protection	R _L = 0			3		Α
Inhibit input	i	•			•	•	•
	Inhibit threshold LOW	V _I = 2.5 to 6V OFF				0.3	.,
V_{INH}	Inhibit threshold HIGH	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$		2			- V
T _{D-OFF}	Current limit	I _{LOAD} = 1.5A, V _O =	3.3V		15		
T _{D-ON}	Current limit	I _{LOAD} = 1.5A, V _O =	3.3V		15		μs
I _{INH}	Inhibit input current (1)	$V_I = 6V$, $V_{INH} = 0$ to	6V		±0.1	±1	μΑ
AC paramet	ers				•		•
		$V_{I} = 4.5 \pm 1V$,	f = 120Hz		65		
SVR	Supply voltage rejection	$V_O = 3.3V$, $I_{LOAD} = 10$ mA,	f = 1kHz		55		dB
e _N	Output noise voltage		$B_W = 10Hz \text{ to } 100kHz,$ $C_O = 2.2\mu\text{F}, V_O = 2.5V$		100		μV _{RMS}
т	Thermal shutdown OFF				170		°C
T _{SHDN}	Hysteresis				10]

^{1.} Guaranteed by design

577

Typical performance characteristics 6

 $(T_J = 25~^{\circ}C,~V_I = V_O + 1~V,~C_I = 1~\mu\text{F},~C_O = 2.2~\mu\text{F},~I_{LOAD} = 10~\text{mA},~V_{INH} = V_I,~unless~otherwise$ specified)

Figure 7. Output voltage vs temperature

 $V_0(V)$ 1.25 1.20 1.15 $V_1 = 2.5V$ $I_0 = 1.5A$ 1.10 | -50

Figure 8. Dropout voltage vs temperature





Figure 9. Dropout voltage vs output current

100

T_J (°C)

Figure 10. Quiescent current vs supply voltage








Figure 11. Quiescent current vs temperature

Figure 12. Quiescent current vs temperature





CS24280 CS24290 $V_0(V)$ $I_{SC}(A)$ 5.5 1.4 $V_0 = 1.25V$ $V_1 = 6V$ 5 1.2 4.5 1.0 0.8 3.5 0.6 3 0.4 $I_{LOAD} = 1.5A$ 2.5 0.2 $T_J = 25^{\circ}C$ ADJ version $T_J(^{\circ}C)$ $V_{I}(V)$

Figure 13. Short circuit current vs temperature Figure 14. Output voltage vs input voltage

Figure 15. Stability region vs C_O & ESR (at 100 Figure 16. Stability region vs C_O & low ESR (at 100 kHz)




Figure 17. Load transient

Figure 18. Line transient V_{\parallel} I_{\circ} V_{\odot} Ch2 500mVΩ M 10.0μs Ch2 J Ch1 1.00 V (12 100mV M 100µs Ch1 7 3.92 V V_I = 3.5V to 5.5V, I_{LOAD} = 10mA, C_O = 2.2 μF $V_I = 3.5V$, $I_O = 10$ mA to 1.5A, $C_I = 1\mu$ F, $C_O = 2.2\mu$ F

LD39150xx Application notes

7 Application notes

7.1 External capacitors

The LD39150xx requires external capacitors for regulator stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 15* and *Figure 16*). The input/output capacitors must be located less than 1cm from the relative pins and connected directly to the input/output ground pins using traces which have no other currents flowing through them. Any good quality of Ceramic or Electrolytic capacitors can be used.

7.2 Input capacitor

An input capacitor whose minimum value is 1 μ F is required with the LD39150xx (amount of capacitance can be increased without limit). This capacitor must be located a distance of not more than 1cm from the input pin of the device and returned to a clean analog ground. Any good quality ceramic, tantalum or film capacitors can be used for this capacitor.

7.3 Output capacitor

It is possible to use ceramic or tantalum capacitors but the output capacitor must meet the requirement for minimum amount of capacitance and ESR (equivalent series resistance) value. A minimum capacitance of 2.2 μ F is a good choice to guarantee the stability of the regulator. Anyway, other C_O values can be used according to the (*Figure 15* and *Figure 16*) showing the allowable ESR range as a function of the output capacitance. This curve represents the stability region over the full temperature and I_O range.

7.4 Thermal note

The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Also, capacitors tolerance and variation with temperature must be kept in consideration in order to assure the minimum amount of capacitance at all times.

7.5 Inhibit input operation


The inhibit pin can be used to turn OFF the regulator when pulled down, so drastically reducing the current consumption down to less than 1 μ A. When the inhibit feature is not used, this pin must be tied to V_I to keep the regulator output ON at all times. To assure proper operation, the signal source used to drive the inhibit pin must be able to swing above and below the specified thresholds listed in the electrical characteristics section (V_{IH} V_{IL}). The inhibit pin must not be left floating because it is not internally pulled down/up.

8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

PPAK mechanical data


Dim	mm.			inch.		
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.4		0.6	0.015		0.023
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.201	
E	6.4		6.6	0.252		0.260
E1		4.7			0.185	
е		1.27			0.050	
G	4.9		5.25	0.193		0.206
G1	2.38		2.7	0.093		0.106
Н	9.35		10.1	0.368		0.397
L2		0.8	1		0.031	0.039
L4	0.6		1	0.023		0.039
L5	1			0.039		
L6		2.8			0.110	



577


DPAK mechanical data

Dim	mm.			inch.			
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	2.2		2.4	0.086		0.094	
A1	0.9		1.1	0.035		0.043	
A2	0.03		0.23	0.001		0.009	
В	0.64		0.9	0.025		0.035	
b4	5.2		5.4	0.204		0.212	
С	0.45		0.6	0.017		0.023	
C2	0.48		0.6	0.019		0.023	
D	6		6.2	0.236		0.244	
D1		5.1			0.200		
Е	6.4		6.6	0.252		0.260	
E1		4.7			0.185		
е		2.28			0.090		
e1	4.4		4.6	0.173		0.181	
Н	9.35		10.1	0.368		0.397	
L	1			0.039			
(L1)		2.8			0.110		
L2		0.8			0.031		
L4	0.6		1	0.023		0.039	
R		0.2			0.008		
V2	0°		8°	0°		8°	



DFN6 (3x3 mm) mechanical data


Dim.	mm.			inch.		
Dilli.	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.80	0.90	1.00	0.031	0.035	0.039
A1	0	0.02	0.05	0	0.001	0.002
А3		0.20			0.008	
b	0.23	0.30	0.38	0.009	0.012	0.015
D	2.90	3.00	3.10	0.114	0.118	0.122
D2	2.23	2.38	2.48	0.088	0.094	0.098
E	2.90	3.00	3.10	0.114	0.118	0.122
E2	1.50	1.65	1.75	0.059	0.065	0.069
е		0.95			0.037	
L	0.30	0.40	0.50	0.012	0.016	0.020



577


Tape & reel DPAK-PPAK m	nechanical da	ata
-------------------------	---------------	-----

Dim	mm.			inch.		
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А			330			12.992
С	12.8	13.0	13.2	0.504	0.512	0.519
D	20.2			0.795		
N	60			2.362		
Т			22.4			0.882
Ao	6.80	6.90	7.00	0.268	0.272	0.2.76
Во	10.40	10.50	10.60	0.409	0.413	0.417
Ko	2.55	2.65	2.75	0.100	0.104	0.105
Po	3.9	4.0	4.1	0.153	0.157	0.161
Р	7.9	8.0	8.1	0.311	0.315	0.319



Tape & reel QFNxx/DFNxx (3x3) mechanical data

Dim.	mm.			inch.		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			180			7.087
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
Т			14.4			0.567
Ao		3.3			0.130	
Во		3.3			0.130	
Ko		1.1			0.043	
Ро		4			0.157	
Р		8			0.315	



Revision history LD39150xx

9 Revision history

Table 6. Document revision history

Date	Revision	Changes	
26-Jan-2007	1	Initial release.	
12-Jan-2009	2	Removed: package DFN8 (4x4 mm) and added package DFN6 (3x3 mm).	

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

