

## Description

The μPB100422 is a very high-speed 100K interface ECL RAM organized as 256 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Two versions with fast access times of 7 or 10 ns maximum are available in 24-pin ceramic DIP or ceramic flatpack packaging.

## Features


- 256-word x 4-bit organization
- 100K ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- Low power consumption
- 400-mil, 24-pin ceramic DIP or 24-pin ceramic flatpack packaging

## Ordering Information

| Part Number  | Access Time (max) | Supply Current (mIn) | Package                 |
|--------------|-------------------|----------------------|-------------------------|
| μPB100422D-7 | 7 ns              | ~220 mA              | 24-pin ceramic DIP      |
| D-10         | 10 ns             |                      |                         |
| μPB100422B-7 | 7 ns              | ~220 mA              | 24-pin ceramic flatpack |
| B-10         | 10 ns             |                      |                         |


## Pin Configurations

### 24-Pin Ceramic DIP



26a

### 24-Pin Ceramic Flatpack



## Pin Identification

| Symbol                            | Function                                        |
|-----------------------------------|-------------------------------------------------|
| A <sub>0</sub> - A <sub>7</sub>   | Addresses                                       |
| BS <sub>1</sub> - BS <sub>4</sub> | Block select inputs                             |
| DI <sub>1</sub> - DI <sub>4</sub> | Data inputs                                     |
| DO <sub>1</sub> - DO <sub>4</sub> | Data outputs                                    |
| WE                                | Write enable                                    |
| V <sub>CC</sub>                   | Power supply (current switches and bias driver) |
| V <sub>CCA</sub>                  | Power supply (output devices)                   |
| V <sub>EE</sub>                   | Power supply                                    |

## Capacitance

| Parameter          | Symbol           | Min | Typ | Max | Unit |
|--------------------|------------------|-----|-----|-----|------|
| Input capacitance  | C <sub>IN</sub>  |     | 4   |     | pF   |
| Output capacitance | C <sub>OUT</sub> |     | 5   |     | pF   |

## Absolute Maximum Ratings

|                                                          |                           |
|----------------------------------------------------------|---------------------------|
| Supply voltage, V <sub>EE</sub> to V <sub>CC</sub>       | -7.0 to +0.5 V            |
| Input voltage, V <sub>IN</sub>                           | V <sub>EE</sub> to +0.5 V |
| Output current, I <sub>OUT</sub>                         | -30 to +0.1 mA            |
| Storage temperature, T <sub>STG</sub>                    | -65 to +150°C             |
| Storage temperature, under bias, T <sub>STG</sub> (bias) | -55 to +125°C             |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.


## Truth Table

| BS | WE | DI | DO         | Function     |
|----|----|----|------------|--------------|
| H  | X  | X  | L          | Not Selected |
| L  | L  | L  | L          | Write "0"    |
| L  | L  | H  | L          | Write "1"    |
| L  | H  | X  | Data Valid | Read         |

### Notes:

- (1) The Block Select input for each of the four memory blocks is used independently as shown in the block diagram.

## Block Diagram



## DC Characteristics

$T_A = 0$  to  $+85^\circ\text{C}$ ;  $V_{EE} = -4.5\text{ V}$ ; output load =  $50\ \Omega$  to  $-2.0\text{ V}$

| Parameter                      | Symbol    | Min   | Typ | Max   | Unit | Test Conditions                                       |
|--------------------------------|-----------|-------|-----|-------|------|-------------------------------------------------------|
| Output voltage, high           | $V_{OH}$  | -1025 |     | -880  | mV   | $V_{IN} = V_{IH}$ max or $V_{IL}$ min                 |
| Output voltage, low            | $V_{OL}$  | -1810 |     | -1620 | mV   | $V_{IN} = V_{IH}$ max or $V_{IL}$ min                 |
| Output threshold voltage, high | $V_{OHC}$ | -1035 |     |       | mV   | $V_{IN} = V_{IH}$ min or $V_{IL}$ max                 |
| Output threshold voltage, low  | $V_{OLC}$ |       |     | -1610 | mV   | $V_{IN} = V_{IH}$ min or $V_{IL}$ max                 |
| Input voltage, high            | $V_{IH}$  | -1165 |     | -880  | mV   | For all inputs                                        |
| Input voltage, low             | $V_{IL}$  | -1810 |     | -1475 | mV   | For all inputs                                        |
| Input current, high            | $I_{IH}$  |       |     | 220   | μA   | $V_{IN} = V_{IH}$ max                                 |
| Input current, low             | $I_{IL}$  | 0.5   |     | 170   | μA   | For $\text{BS}_1\text{-BS}_4$ : $V_{IN} = V_{IL}$ min |
|                                |           | -50   |     |       | μA   | For all others: $V_{IN} = V_{IL}$ min                 |
| Supply current                 | $I_{EE}$  | -220  |     |       | mA   | All inputs and outputs open                           |

### Notes:

- (1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



## AC Characteristics

$T_A = 0$  to  $+85^\circ\text{C}$ ;  $V_{EE} = -4.5\text{ V} \pm 5\%$

| Parameter                         | Symbol            | μPB100422-7 |     |     | μPB100422-10 |     |     | Unit | Test Conditions |
|-----------------------------------|-------------------|-------------|-----|-----|--------------|-----|-----|------|-----------------|
|                                   |                   | Min         | Typ | Max | Min          | Typ | Max |      |                 |
| <b>Read Operation</b>             |                   |             |     |     |              |     |     |      |                 |
| Block select access time          | t <sub>ABS</sub>  |             |     | 5   |              |     | 5   | ns   |                 |
| Block select recovery time        | t <sub>RBS</sub>  |             |     | 5   |              |     | 5   | ns   |                 |
| Address access time               | t <sub>AA</sub>   |             |     | 7   |              |     | 10  | ns   |                 |
| <b>Write Operation</b>            |                   |             |     |     |              |     |     |      |                 |
| Write pulse width                 | t <sub>W</sub>    | 5           |     |     | 6            |     |     | ns   |                 |
| Data setup time                   | t <sub>WSD</sub>  | 1           |     |     | 2            |     |     | ns   |                 |
| Data hold time                    | t <sub>WHD</sub>  | 1           |     |     | 2            |     |     | ns   |                 |
| Address setup time                | t <sub>WSA</sub>  | 1           |     |     | 2            |     |     | ns   |                 |
| Address hold time                 | t <sub>WHA</sub>  | 1           |     |     | 2            |     |     | ns   |                 |
| Block select setup time           | t <sub>WSBS</sub> | 1           |     |     | 2            |     |     | ns   |                 |
| Block select hold time            | t <sub>WHBS</sub> | 1           |     |     | 2            |     |     | ns   |                 |
| Write disable time                | t <sub>WS</sub>   |             |     | 5   |              |     | 5   | ns   |                 |
| Write recovery time               | t <sub>WR</sub>   |             |     | 6   |              |     | 9   | ns   |                 |
| <b>Output Rise and Fall Times</b> |                   |             |     |     |              |     |     |      |                 |
| Output rise time                  | t <sub>R</sub>    |             | 2   |     |              | 2   |     | ns   |                 |
| Output fall time                  | t <sub>F</sub>    |             | 2   |     |              | 2   |     | ns   |                 |


### Notes:

- (1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.
- (2) All timing measurements are referenced to 50% input levels.
- (3) The output load is shown in figure 1.
- (4) Input transition times are shown in figure 2.

**Figure 1. Loading Conditions Test Circuit****Figure 2. Input Pulse**


## Timing Waveforms

### Chip Select Access



26a

### Address Access Cycle



### Write Cycle

