




## AUTOMOTIVE GRADE

KERSEMI

AUIRFR5410

## Features

- Advanced Planar Technology
- P-Channel MOSFET
- Low On-Resistance
- Dynamic dV/dT Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Repetitive Avalanche Allowed up to  $T_{jmax}$
- Lead-Free, RoHS Compliant
- Automotive Qualified \*



HEXFET® Power MOSFET

$V_{(BR)DSS}$	-100V
$R_{DS(on)}$ max.	0.205Ω
$I_D$	-13A

## Description

Specifically designed for Automotive applications, this Cellular Planar design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve low on-resistance per silicon area. This benefit combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in Automotive and a wide variety of other applications.



G	D	S
Gate	Drain	Source

## Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature ( $T_A$ ) is 25°C, unless otherwise specified.

	Parameter	Max.	Units
$I_D$ @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V	-13	A
$I_D$ @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS}$ @ 10V	-8.2	
$I_{DM}$	Pulsed Drain Current ①	-52	
$P_D$ @ $T_C = 25^\circ\text{C}$	Power Dissipation	66	W
	Linear Derating Factor	0.53	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$	Single Pulse Avalanche Energy (Thermally Limited) ②	194	mJ
$I_{AR}$	Avalanche Current ①	-8.4	A
$E_{AR}$	Repetitive Avalanche Energy ①	6.3	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	-5.0	V/ns
$T_J$	Operating Junction and	-55 to + 150	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case ⑤⑥	—	1.9	°C/W
$R_{θJA}$	Junction-to-Ambient (PCB mount) ⑦	—	50	
$R_{θJA}$	Junction-to-Ambient	—	110	


**Static Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	-100	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = -250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.12	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = -1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.205	$\Omega$	$V_{\text{GS}} = -10\text{V}$ , $I_D = -7.8\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = -250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	3.2	—	—	S	$V_{\text{DS}} = -25\text{V}$ , $I_D = -7.8\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	-25	$\mu\text{A}$	$V_{\text{DS}} = -100\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	-250		$V_{\text{DS}} = -80\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$

**Dynamic Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$Q_g$	Total Gate Charge	—	—	58	nC	$I_D = -8.4\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	8.3		$V_{\text{DS}} = -80\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	32		$V_{\text{GS}} = -10\text{V}$ ④⑥
$t_{d(\text{on})}$	Turn-On Delay Time	—	15	—	ns	$V_{\text{DD}} = -50\text{V}$
$t_r$	Rise Time	—	58	—		$I_D = -8.4\text{A}$
$t_{d(\text{off})}$	Turn-Off Delay Time	—	45	—		$R_G = 9.1\Omega$
$t_f$	Fall Time	—	46	—		$R_D = 6.2\Omega$ ④⑥
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{\text{iss}}$	Input Capacitance	—	760	—		$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	260	—	pF	$V_{\text{DS}} = -25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	170	—		$f = 1.0\text{MHz}$ ⑥

**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	-13	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	-52		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	-1.6		$T_J = 25^\circ\text{C}$ , $I_S = -7.8\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	130	190	ns	$T_J = 25^\circ\text{C}$ , $I_F = -8.4\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	650	970	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.4\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = -7.8\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq -7.8\text{A}$ ,  $di/dt \leq 200\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$ .
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤ This is applied for I-PAK,  $L_S$  of D-PAK is measured between lead and center of die contact.
- ⑥ Uses IRF9530N data and test conditions.
- ⑦ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .




AUIRFR5410

**Qualification Information<sup>†</sup>**


<b>Qualification Level</b>		Automotive (per AEC-Q101) <sup>††</sup>	
Comments: This part number(s) passed Automotive qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.			
<b>Moisture Sensitivity Level</b>	D-PAK	MSL1	
<b>ESD</b>	Machine Model	Class M2 (200V) AEC-Q101-002	
	Human Body Model	Class H1B (1000V) AEC-Q101-001	
	Charged Device Model	Class C5 (1125V) AEC-Q101-005	
<b>RoHS Compliant</b>		Yes	

<sup>†</sup> Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/>


<sup>††</sup> Exceptions to AEC-Q101 requirements are noted in the qualification report.




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics



**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**KERSEMI**


**AUIRFR5410**




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




AUIRFR5410


KERSEMI




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit



\* Reverse Polarity of D.U.T for P-Channel





\*\*\*  $V_{GS} = 5.0V$  for Logic Level and 3V Drive Devices

Fig 14. For P-Channel HEXFETS



**KERSEMI**

**AUFR5410**



NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS]
- 3.- LEAD DIMENSION UNCONTROLLED IN L5.
- 4.- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- 6.- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 7.- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- 8.- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	.086	.094	
A1	—	0.13	—	.005	
b	0.64	0.89	.025	.035	
b1	0.65	0.79	.025	.031	7
b2	0.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	4
c	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	—	.205	—	4
E	6.35	6.73	.250	.265	6
E1	4.32	—	.170	—	4
e	2.29	BSC	.090	BSC	
H	9.40	10.41	.370	.410	
L	1.40	1.78	.056	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	—	1.02	—	.040	
L5	1.14	1.52	.045	.060	3
Ø	0°	10°	0°	10°	
Ø1	0°	15°	0°	15°	
Ø2	25°	35°	25°	35°	

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR


### D-Pak Part Marking Information






# AUIRFR5410

KERSEMI



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.