


# Automotive PSoC<sup>®</sup> Programmable System-on-Chip

## Features

- AEC Qualified
- Powerful Harvard Architecture Processor
  - M8C Processor Speeds up to 24 MHz
  - Two 8x8 Multiply, 32-Bit Accumulate
  - Low Power at High Speed
  - 3.0V to 5.25V Operating Voltage
  - Automotive Temperature Range: -40°C to +85°C
- Advanced Peripherals (PSoC<sup>®</sup> Blocks)
  - 12 Rail-to-Rail Analog PSoC Blocks Provide:
    - Up to 14-Bit ADCs
    - Up to 9-Bit DACs
    - Programmable Gain Amplifiers
    - Programmable Filters and Comparators
  - 16 Digital PSoC Blocks Provide:
    - 8- to 32-Bit Timers, Counters, and PWMs
    - CRC and PRS Modules
    - Up to Four Full-Duplex or Eight Half-Duplex UARTs
    - Multiple SPI Masters or Slaves
    - Connectable to all GPIO Pins
  - Complex Peripherals by Combining Blocks
- Precision, Programmable Clocking
  - Internal ±5% 24/48 MHz Oscillator
  - High Accuracy 24 MHz with Optional 32.768 kHz Crystal and PLL
  - Optional External Oscillator, up to 24 MHz
  - Internal Low Speed, Low Power Oscillator for Watchdog and Sleep Functionality
- Flexible On-Chip Memory
  - 32K Bytes Flash Program Storage, 1000 Erase/Write Cycles
  - 2K Bytes SRAM Data Storage
  - In-System Serial Programming (ISSP)
  - Partial Flash Updates
  - Flexible Protection Modes
  - EEPROM Emulation in Flash
- Programmable Pin Configurations
  - 25 mA Sink, 10 mA Drive on All GPIO
  - Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
  - Up to 12 Analog Inputs on GPIO<sup>[1]</sup>
  - Four 30 mA Analog Outputs on GPIO
  - Configurable Interrupt on All GPIO
- Additional System Resources
  - I<sup>2</sup>C Master, Slave, or Multi-Master Operation up to 400 kHz

- Watchdog and Sleep Timers
- User-Configurable Low Voltage Detection
- Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference
- Complete Development Tools
  - Free Development Software (PSoC Designer™)
  - Full Featured In-Circuit Emulator and Programmer
  - Full Speed Emulation
  - Complex Breakpoint Structure
  - 128K Bytes Trace Memory
  - Complex Events
  - C Compilers, Assembler, and Linker



### Note

1. There are eight standard analog inputs on the GPIO. The other four analog inputs connect from the GPIO directly to specific switched-capacitor block inputs. See the PSoC Technical Reference Manual for more details

## PSoC Functional Overview

The PSoC programmable system-on-chip family consists of many devices with On-Chip Controllers. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in the [Logic Block Diagram](#) on page 1, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global buses allow all the device resources to be combined into a complete custom system. The automotive PSoC CY8C29x66 family can have up to three I/O ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks.

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture micro-processor. The CPU utilizes an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep Timer and Watch Dog Timer (WDT).

Memory includes 32K of Flash for program storage and 2K of SRAM for data storage. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to ±5% over temperature and voltage. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep Timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital resources, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt.

### The Digital System


The Digital System is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include those listed here.

- PWMs (8 to 32 bit)
- PWMs with Dead Band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- Full or Half-Duplex 8-bit UART with selectable parity (up to 4 Full-Duplex or 8 Half-Duplex)
- SPI master and slave (up to 8 total)
- I<sup>2</sup>C master, slave, or multi-master
- Cyclical Redundancy Checker/Generator (16 bit)
- IrDA (up to 4)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in [Table 1](#) on page 4.

Figure 1. Digital System Block Diagram




### The Analog System

The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are as follows:

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta-Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band-pass, low-pass, and notch)
- Amplifiers (up to 4, with selectable gain up to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain up to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 30 mA drive as a PSoC Core resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in Figure 2.

Figure 2. Analog System Block Diagram



## Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are given below:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multiplier with 32-bit accumulate to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I<sup>2</sup>C module provides 0 to 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

## PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in [Table 1](#).

**Table 1. PSoC Device Characteristics**

| PSoC Part Number          | Digital I/O | Digital Rows | Digital Blocks | Analog Inputs | Analog Outputs | Analog Columns | Analog Blocks      | SRAM Size | Flash Size |
|---------------------------|-------------|--------------|----------------|---------------|----------------|----------------|--------------------|-----------|------------|
| CY8C29x66 <sup>[2]</sup>  | up to 64    | 4            | 16             | 12            | 4              | 4              | 12                 | 2K        | 32K        |
| CY8C27x43                 | up to 44    | 2            | 8              | 12            | 4              | 4              | 12                 | 256 Bytes | 16K        |
| CY8C24x94                 | 64          | 1            | 4              | 48            | 2              | 2              | 6                  | 1K        | 16K        |
| CY8C24x23A <sup>[2]</sup> | up to 24    | 1            | 4              | 12            | 2              | 2              | 6                  | 256 Bytes | 4K         |
| CY8C23x33                 | up to       | 1            | 4              | 12            | 2              | 2              | 4                  | 256 Bytes | 8K         |
| CY8C21x34 <sup>[2]</sup>  | up to 28    | 1            | 4              | 28            | 0              | 2              | 4 <sup>[3]</sup>   | 512 Bytes | 8K         |
| CY8C21x23                 | 16          | 1            | 4              | 8             | 0              | 2              | 4 <sup>[3]</sup>   | 256 Bytes | 4K         |
| CY8C20x34                 | up to 28    | 0            | 0              | 28            | 0              | 0              | 3 <sup>[3,4]</sup> | 512 Bytes | 8K         |

### Notes

2. Automotive qualified devices available in this group.
3. Limited analog functionality.
4. Two analog blocks and one CapSense.

## Getting Started

The quickest way to understand PSoC silicon is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the *PSoC<sup>®</sup> Technical Reference Manual* for CY8C29x66 PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device data sheets on the web at [www.cypress.com/psoc](http://www.cypress.com/psoc).

## Application Notes

Application notes are an excellent introduction to the wide variety of possible PSoC designs. They are located here: [www.cypress.com/psoc](http://www.cypress.com/psoc). Select Application Notes under the Documentation tab.

## Development Kits

PSoC Development Kits are available online from Cypress at [www.cypress.com/shop](http://www.cypress.com/shop) and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

## Training

Free PSoC technical training (on demand, webinars, and workshops) is available online at [www.cypress.com/training](http://www.cypress.com/training). The training covers a wide variety of topics and skill levels to assist you in your designs.

## Cypros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to [www.cypress.com/cypros](http://www.cypress.com/cypros).

## Solutions Library

Visit our growing library of solution focused designs at [www.cypress.com/solutions](http://www.cypress.com/solutions). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

## Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at [www.cypress.com/support](http://www.cypress.com/support). If you cannot find an answer to your question, call technical support at 1-800-541-4736.

## Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

### PSoC Designer Software Subsystems

#### *System-Level View*

A drag-and-drop visual embedded system design environment based on PSoC Express. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

#### *Chip-Level View*

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.4. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

#### *Hybrid Designs*

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

#### *Code Generation Tools*

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *Debugger*

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### *Online Help System*

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



## Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

1. Select components
2. Configure components
3. Organize and Connect
4. Generate, Verify, and Debug

### Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called “drivers” and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I<sup>2</sup>C-bus, for example), and the logic to control how they interact with one another (called valuator).

In the chip-level view, the components are called “user modules”. User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties.

### Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in the PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver property, and other information you may need to successfully implement your design.

### Organize and Connect

You can build signal chains at the chip level by interconnecting user modules to each other and the I/O pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuator to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer’s output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the “Generate Application” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed. The system-level design also generates a C main() program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside the PSoC Designer’s Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

## Document Conventions

### Acronyms Used

The following table lists the acronyms that are used in this document.

**Table 2. Acronyms**

| Acronym | Description   |
|---------|---|
| AC      | alternating current                                 |
| ADC     | analog-to-digital converter                         |
| API     | application programming interface                   |
| CPU     | central processing unit                             |
| CT      | continuous time                                     |
| DAC     | digital-to-analog converter                         |
| DC      | direct current                                      |
| ECO     | external crystal oscillator                         |
| EEPROM  | electrically erasable programmable read-only memory |
| FSR     | full scale range                                    |
| GPIO    | general purpose IO                                  |
| GUI     | graphical user interface                            |
| HBM     | human body model                                    |
| ICE     | in-circuit emulator                                 |
| ILO     | internal low speed oscillator                       |
| IMO     | internal main oscillator                            |
| I/O     | input/output  |
| IPOR    | imprecise power on reset                            |
| LSb     | least-significant bit                               |
| LVD     | low voltage detect                                  |
| MSb     | most-significant bit                                |
| PC      | program counter                                     |
| PLL     | phase-locked loop                                   |
| POR     | power on reset                                      |
| PPOR    | precision power on reset                            |
| PSoC    | Programmable System-on-Chip                         |
| PWM     | pulse width modulator                               |
| SC      | switched capacitor                                  |
| SRAM    | static random access memory                         |

### Units of Measure

A units of measure table is located in the Electrical Specifications section. [Table 7](#) on page 12 lists all the abbreviations used to measure the PSoC devices.

### Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are decimal.

## Pinouts

The automotive CY8C29x66 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a “P”) is capable of Digital I/O. However, Vss, Vdd, and XRES are not capable of Digital I/O.


### 28-Pin Part Pinout

Table 3. 28-Pin Part Pinout (SSOP)

| Pin No. | Type    |        | Pin Name | Description   |
|---------|---------|--------|----------|---|
|         | Digital | Analog |          |   |
| 1       | I/O     | I      | P0[7]    | Analog column mux input.  |
| 2       | I/O     | I/O    | P0[5]    | Analog column mux input and column output.  |
| 3       | I/O     | I/O    | P0[3]    | Analog column mux input and column output.  |
| 4       | I/O     | I      | P0[1]    | Analog column mux input.  |
| 5       | I/O     |        | P2[7]    |   |
| 6       | I/O     |        | P2[5]    |   |
| 7       | I/O     | I      | P2[3]    | Direct switched capacitor block input.  |
| 8       | I/O     | I      | P2[1]    | Direct switched capacitor block input.  |
| 9       | Power   |        | Vss      | Ground connection.  |
| 10      | I/O     |        | P1[7]    | I <sup>2</sup> C Serial Clock (SCL).  |
| 11      | I/O     |        | P1[5]    | I <sup>2</sup> C Serial Data (SDA).   |
| 12      | I/O     |        | P1[3]    |   |
| 13      | I/O     |        | P1[1]    | Crystal Input (XTALin), I <sup>2</sup> C Serial Clock (SCL), ISSP-SCLK <sup>5</sup> .   |
| 14      | Power   |        | Vss      | Ground connection.  |
| 15      | I/O     |        | P1[0]    | Crystal Output (XTALout), I <sup>2</sup> C Serial Data (SDA), ISSP-SDATA <sup>5</sup> . |
| 16      | I/O     |        | P1[2]    |   |
| 17      | I/O     |        | P1[4]    | Optional External Clock Input (EXTCLK).   |
| 18      | I/O     |        | P1[6]    |   |
| 19      | Input   |        | XRES     | Active high external reset with internal pull down.                                     |
| 20      | I/O     | I      | P2[0]    | Direct switched capacitor block input.  |
| 21      | I/O     | I      | P2[2]    | Direct switched capacitor block input.  |
| 22      | I/O     |        | P2[4]    | External Analog Ground (AGND).  |
| 23      | I/O     |        | P2[6]    | External Voltage Reference (VRef).  |
| 24      | I/O     | I      | P0[0]    | Analog column mux input.  |
| 25      | I/O     | I/O    | P0[2]    | Analog column mux input and column output.  |
| 26      | I/O     | I/O    | P0[4]    | Analog column mux input and column output.  |
| 27      | I/O     | I      | P0[6]    | Analog column mux input.  |
| 28      | Power   |        | Vdd      | Supply voltage.   |

LEGEND: A = Analog, I = Input, and O = Output.

Figure 3. CY8C29466 28-Pin PSoC Device



**Note**

5. These are the ISSP pins, which are not High Z when coming out of POR (Power On Reset). See the *PSoC Technical Reference Manual* for details.



## Registers

### Register Conventions

This section lists the the registers of the automotive CY8C29x66 PSoC device. For detailed register information, reference the *PSoC Technical Reference Manual*.

The register conventions specific to this section are listed in the following table.

**Table 4. Abbreviations**

| Convention | Description                  |
|------------|------------------------------|
| R          | Read register or bit(s)      |
| W          | Write register or bit(s)     |
| L          | Logical register or bit(s)   |
| C          | Clearable register or bit(s) |
| #          | Access is bit specific       |

### Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XIO bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XIO bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and should not be accessed.

Table 5. Register Map Bank 0 Table: User Space

| Name     | Addr (0, Hex) | Access | Name     | Addr (0, Hex) | Access | Name     | Addr (0, Hex) | Access | Name     | Addr (0, Hex) | Access |
|----------|---------------|--------|----------|---------------|--------|----------|---------------|--------|----------|---------------|--------|
| PRT0DR   | 00            | RW     | DBB20DR0 | 40            | #      | ASC10CR0 | 80            | RW     | RD12RI   | C0            | RW     |
| PRT0IE   | 01            | RW     | DBB20DR1 | 41            | W      | ASC10CR1 | 81            | RW     | RD12SYN  | C1            | RW     |
| PRT0GS   | 02            | RW     | DBB20DR2 | 42            | RW     | ASC10CR2 | 82            | RW     | RD12IS   | C2            | RW     |
| PRT0DM2  | 03            | RW     | DBB20CR0 | 43            | #      | ASC10CR3 | 83            | RW     | RD12LT0  | C3            | RW     |
| PRT1DR   | 04            | RW     | DBB21DR0 | 44            | #      | ASD11CR0 | 84            | RW     | RD12LT1  | C4            | RW     |
| PRT1IE   | 05            | RW     | DBB21DR1 | 45            | W      | ASD11CR1 | 85            | RW     | RD12RO0  | C5            | RW     |
| PRT1GS   | 06            | RW     | DBB21DR2 | 46            | RW     | ASD11CR2 | 86            | RW     | RD12RO1  | C6            | RW     |
| PRT1DM2  | 07            | RW     | DBB21CR0 | 47            | #      | ASD11CR3 | 87            | RW     |          | C7            |        |
| PRT2DR   | 08            | RW     | DCB22DR0 | 48            | #      | ASC12CR0 | 88            | RW     | RD13RI   | C8            | RW     |
| PRT2IE   | 09            | RW     | DCB22DR1 | 49            | W      | ASC12CR1 | 89            | RW     | RD13SYN  | C9            | RW     |
| PRT2GS   | 0A            | RW     | DCB22DR2 | 4A            | RW     | ASC12CR2 | 8A            | RW     | RD13IS   | CA            | RW     |
| PRT2DM2  | 0B            | RW     | DCB22CR0 | 4B            | #      | ASC12CR3 | 8B            | RW     | RD13LT0  | CB            | RW     |
| PRT3DR   | 0C            | RW     | DCB23DR0 | 4C            | #      | ASD13CR0 | 8C            | RW     | RD13LT1  | CC            | RW     |
| PRT3IE   | 0D            | RW     | DCB23DR1 | 4D            | W      | ASD13CR1 | 8D            | RW     | RD13RO0  | CD            | RW     |
| PRT3GS   | 0E            | RW     | DCB23DR2 | 4E            | RW     | ASD13CR2 | 8E            | RW     | RD13RO1  | CE            | RW     |
| PRT3DM2  | 0F            | RW     | DCB23CR0 | 4F            | #      | ASD13CR3 | 8F            | RW     |          | CF            |        |
| PRT4DR   | 10            | RW     | DBB30DR0 | 50            | #      | ASD20CR0 | 90            | RW     | CUR_PP   | D0            | RW     |
| PRT4IE   | 11            | RW     | DBB30DR1 | 51            | W      | ASD20CR1 | 91            | RW     | STK_PP   | D1            | RW     |
| PRT4GS   | 12            | RW     | DBB30DR2 | 52            | RW     | ASD20CR2 | 92            | RW     |          | D2            |        |
| PRT4DM2  | 13            | RW     | DBB30CR0 | 53            | #      | ASD20CR3 | 93            | RW     | IDX_PP   | D3            | RW     |
| PRT5DR   | 14            | RW     | DBB31DR0 | 54            | #      | ASC21CR0 | 94            | RW     | MVR_PP   | D4            | RW     |
| PRT5IE   | 15            | RW     | DBB31DR1 | 55            | W      | ASC21CR1 | 95            | RW     | MWV_PP   | D5            | RW     |
| PRT5GS   | 16            | RW     | DBB31DR2 | 56            | RW     | ASC21CR2 | 96            | RW     | I2C_CFG  | D6            | RW     |
| PRT5DM2  | 17            | RW     | DBB31CR0 | 57            | #      | ASC21CR3 | 97            | RW     | I2C_SCR  | D7            | #      |
|          | 18            |        | DCB32DR0 | 58            | #      | ASD22CR0 | 98            | RW     | I2C_DR   | D8            | RW     |
|          | 19            |        | DCB32DR1 | 59            | W      | ASD22CR1 | 99            | RW     | I2C_MSCR | D9            | #      |
|          | 1A            |        | DCB32DR2 | 5A            | RW     | ASD22CR2 | 9A            | RW     | INT_CLR0 | DA            | RW     |
|          | 1B            |        | DCB32CR0 | 5B            | #      | ASD22CR3 | 9B            | RW     | INT_CLR1 | DB            | RW     |
|          | 1C            |        | DCB33DR0 | 5C            | #      | ASC23CR0 | 9C            | RW     | INT_CLR2 | DC            | RW     |
|          | 1D            |        | DCB33DR1 | 5D            | W      | ASC23CR1 | 9D            | RW     | INT_CLR3 | DD            | RW     |
|          | 1E            |        | DCB33DR2 | 5E            | RW     | ASC23CR2 | 9E            | RW     | INT_MSK3 | DE            | RW     |
|          | 1F            |        | DCB33CR0 | 5F            | #      | ASC23CR3 | 9F            | RW     | INT_MSK2 | DF            | RW     |
| DBB00DR0 | 20            | #      | AMX_IN   | 60            | RW     |          | A0            |        | INT_MSK0 | E0            | RW     |
| DBB00DR1 | 21            | W      |          | 61            |        |          | A1            |        | INT_MSK1 | E1            | RW     |
| DBB00DR2 | 22            | RW     |          | 62            |        |          | A2            |        | INT_VC   | E2            | RC     |
| DBB00CR0 | 23            | #      | ARF_CR   | 63            | RW     |          | A3            |        | RES_WDT  | E3            | W      |
| DBB01DR0 | 24            | #      | CMP_CR0  | 64            | #      |          | A4            |        | DEC_DH   | E4            | RC     |
| DBB01DR1 | 25            | W      | ASY_CR   | 65            | #      |          | A5            |        | DEC_DL   | E5            | RC     |
| DBB01DR2 | 26            | RW     | CMP_CR1  | 66            | RW     |          | A6            |        | DEC_CR0  | E6            | RW     |
| DBB01CR0 | 27            | #      |          | 67            |        |          | A7            |        | DEC_CR1  | E7            | RW     |
| DCB02DR0 | 28            | #      |          | 68            |        | MUL1_X   | A8            | W      | MUL0_X   | E8            | W      |
| DCB02DR1 | 29            | W      |          | 69            |        | MUL1_Y   | A9            | W      | MUL0_Y   | E9            | W      |
| DCB02DR2 | 2A            | RW     |          | 6A            |        | MUL1_DH  | AA            | R      | MUL0_DH  | EA            | R      |
| DCB02CR0 | 2B            | #      |          | 6B            |        | MUL1_DL  | AB            | R      | MUL0_DL  | EB            | R      |
| DCB03DR0 | 2C            | #      | TMP_DR0  | 6C            | RW     | ACC1_DR1 | AC            | RW     | ACC0_DR1 | EC            | RW     |
| DCB03DR1 | 2D            | W      | TMP_DR1  | 6D            | RW     | ACC1_DR0 | AD            | RW     | ACC0_DR0 | ED            | RW     |
| DCB03DR2 | 2E            | RW     | TMP_DR2  | 6E            | RW     | ACC1_DR3 | AE            | RW     | ACC0_DR3 | EE            | RW     |
| DCB03CR0 | 2F            | #      | TMP_DR3  | 6F            | RW     | ACC1_DR2 | AF            | RW     | ACC0_DR2 | EF            | RW     |
| DBB10DR0 | 30            | #      | ACB00CR3 | 70            | RW     | RDI0RI   | B0            | RW     |          | F0            |        |
| DBB10DR1 | 31            | W      | ACB00CR0 | 71            | RW     | RDI0SYN  | B1            | RW     |          | F1            |        |
| DBB10DR2 | 32            | RW     | ACB00CR1 | 72            | RW     | RDI0IS   | B2            | RW     |          | F2            |        |
| DBB10CR0 | 33            | #      | ACB00CR2 | 73            | RW     | RDI0LT0  | B3            | RW     |          | F3            |        |
| DBB11DR0 | 34            | #      | ACB01CR3 | 74            | RW     | RDI0LT1  | B4            | RW     |          | F4            |        |
| DBB11DR1 | 35            | W      | ACB01CR0 | 75            | RW     | RDI0RO0  | B5            | RW     |          | F5            |        |
| DBB11DR2 | 36            | RW     | ACB01CR1 | 76            | RW     | RDI0RO1  | B6            | RW     |          | F6            |        |
| DBB11CR0 | 37            | #      | ACB01CR2 | 77            | RW     |          | B7            |        | CPU_F    | F7            | RL     |
| DCB12DR0 | 38            | #      | ACB02CR3 | 78            | RW     | RD11RI   | B8            | RW     |          | F8            |        |
| DCB12DR1 | 39            | W      | ACB02CR0 | 79            | RW     | RD11SYN  | B9            | RW     |          | F9            |        |
| DCB12DR2 | 3A            | RW     | ACB02CR1 | 7A            | RW     | RD11IS   | BA            | RW     |          | FA            |        |
| DCB12CR0 | 3B            | #      | ACB02CR2 | 7B            | RW     | RD11LT0  | BB            | RW     |          | FB            |        |
| DCB13DR0 | 3C            | #      | ACB03CR3 | 7C            | RW     | RD11LT1  | BC            | RW     |          | FC            |        |
| DCB13DR1 | 3D            | W      | ACB03CR0 | 7D            | RW     | RD11RO0  | BD            | RW     |          | FD            |        |
| DCB13DR2 | 3E            | RW     | ACB03CR1 | 7E            | RW     | RD11RO1  | BE            | RW     | CPU_SCR1 | FE            | #      |
| DCB13CR0 | 3F            | #      | ACB03CR2 | 7F            | RW     |          | BF            |        | CPU_SCR0 | FF            | #      |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

Table 6. Register Map Bank 1 Table: Configuration Space

| Name    | Addr (1,Hex) | Access | Name     | Addr (1,Hex) | Access | Name     | Addr (1,Hex) | Access | Name      | Addr (1,Hex) | Access |
|---------|--------------|--------|----------|--------------|--------|----------|--------------|--------|-----------|--------------|--------|
| PRT0DM0 | 00           | RW     | DBB20FN  | 40           | RW     | ASC10CR0 | 80           | RW     | RDI2RI    | C0           | RW     |
| PRT0DM1 | 01           | RW     | DBB20IN  | 41           | RW     | ASC10CR1 | 81           | RW     | RDI2SYN   | C1           | RW     |
| PRT0IC0 | 02           | RW     | DBB20OU  | 42           | RW     | ASC10CR2 | 82           | RW     | RDI2IS    | C2           | RW     |
| PRT0IC1 | 03           | RW     |          | 43           |        | ASC10CR3 | 83           | RW     | RDI2LT0   | C3           | RW     |
| PRT1DM0 | 04           | RW     | DBB21FN  | 44           | RW     | ASD11CR0 | 84           | RW     | RDI2LT1   | C4           | RW     |
| PRT1DM1 | 05           | RW     | DBB21IN  | 45           | RW     | ASD11CR1 | 85           | RW     | RDI2RO0   | C5           | RW     |
| PRT1IC0 | 06           | RW     | DBB21OU  | 46           | RW     | ASD11CR2 | 86           | RW     | RDI2RO1   | C6           | RW     |
| PRT1IC1 | 07           | RW     |          | 47           |        | ASD11CR3 | 87           | RW     |           | C7           |        |
| PRT2DM0 | 08           | RW     | DCB22FN  | 48           | RW     | ASC12CR0 | 88           | RW     | RDI3RI    | C8           | RW     |
| PRT2DM1 | 09           | RW     | DCB22IN  | 49           | RW     | ASC12CR1 | 89           | RW     | RDI3SYN   | C9           | RW     |
| PRT2IC0 | 0A           | RW     | DCB22OU  | 4A           | RW     | ASC12CR2 | 8A           | RW     | RDI3IS    | CA           | RW     |
| PRT2IC1 | 0B           | RW     |          | 4B           |        | ASC12CR3 | 8B           | RW     | RDI3LT0   | CB           | RW     |
| PRT3DM0 | 0C           | RW     | DCB23FN  | 4C           | RW     | ASD13CR0 | 8C           | RW     | RDI3LT1   | CC           | RW     |
| PRT3DM1 | 0D           | RW     | DCB23IN  | 4D           | RW     | ASD13CR1 | 8D           | RW     | RDI3RO0   | CD           | RW     |
| PRT3IC0 | 0E           | RW     | DCB23OU  | 4E           | RW     | ASD13CR2 | 8E           | RW     | RDI3RO1   | CE           | RW     |
| PRT3IC1 | 0F           | RW     |          | 4F           |        | ASD13CR3 | 8F           | RW     |           | CF           |        |
| PRT4DM0 | 10           | RW     | DBB30FN  | 50           | RW     | ASD20CR0 | 90           | RW     | GDI_O_IN  | D0           | RW     |
| PRT4DM1 | 11           | RW     | DBB30IN  | 51           | RW     | ASD20CR1 | 91           | RW     | GDI_E_IN  | D1           | RW     |
| PRT4IC0 | 12           | RW     | DBB30OU  | 52           | RW     | ASD20CR2 | 92           | RW     | GDI_O_OU  | D2           | RW     |
| PRT4IC1 | 13           | RW     |          | 53           |        | ASD20CR3 | 93           | RW     | GDI_E_OU  | D3           | RW     |
| PRT5DM0 | 14           | RW     | DBB31FN  | 54           | RW     | ASC21CR0 | 94           | RW     |           | D4           |        |
| PRT5DM1 | 15           | RW     | DBB31IN  | 55           | RW     | ASC21CR1 | 95           | RW     |           | D5           |        |
| PRT5IC0 | 16           | RW     | DBB31OU  | 56           | RW     | ASC21CR2 | 96           | RW     |           | D6           |        |
| PRT5IC1 | 17           | RW     |          | 57           |        | ASC21CR3 | 97           | RW     |           | D7           |        |
|         | 18           |        | DCB32FN  | 58           | RW     | ASD22CR0 | 98           | RW     |           | D8           |        |
|         | 19           |        | DCB32IN  | 59           | RW     | ASD22CR1 | 99           | RW     |           | D9           |        |
|         | 1A           |        | DCB32OU  | 5A           | RW     | ASD22CR2 | 9A           | RW     |           | DA           |        |
|         | 1B           |        |          | 5B           |        | ASD22CR3 | 9B           | RW     |           | DB           |        |
|         | 1C           |        | DCB33FN  | 5C           | RW     | ASC23CR0 | 9C           | RW     |           | DC           |        |
|         | 1D           |        | DCB33IN  | 5D           | RW     | ASC23CR1 | 9D           | RW     | OSC_GO_EN | DD           | RW     |
|         | 1E           |        | DCB33OU  | 5E           | RW     | ASC23CR2 | 9E           | RW     | OSC_CR4   | DE           | RW     |
|         | 1F           |        |          | 5F           |        | ASC23CR3 | 9F           | RW     | OSC_CR3   | DF           | RW     |
| DBB00FN | 20           | RW     | CLK_CR0  | 60           | RW     |          | A0           |        | OSC_CR0   | E0           | RW     |
| DBB00IN | 21           | RW     | CLK_CR1  | 61           | RW     |          | A1           |        | OSC_CR1   | E1           | RW     |
| DBB00OU | 22           | RW     | ABF_CR0  | 62           | RW     |          | A2           |        | OSC_CR2   | E2           | RW     |
|         | 23           |        | AMD_CR0  | 63           | RW     |          | A3           |        | VLT_CR    | E3           | RW     |
| DBB01FN | 24           | RW     |          | 64           |        |          | A4           |        | VLT_CMP   | E4           | R      |
| DBB01IN | 25           | RW     |          | 65           |        |          | A5           |        |           | E5           |        |
| DBB01OU | 26           | RW     | AMD_CR1  | 66           | RW     |          | A6           |        |           | E6           |        |
|         | 27           |        | ALT_CR0  | 67           | RW     |          | A7           |        |           | E7           |        |
| DCB02FN | 28           | RW     | ALT_CR1  | 68           | RW     |          | A8           |        | IMO_TR    | E8           | W      |
| DCB02IN | 29           | RW     | CLK_CR2  | 69           | RW     |          | A9           |        | ILO_TR    | E9           | W      |
| DCB02OU | 2A           | RW     |          | 6A           |        |          | AA           |        | BDG_TR    | EA           | RW     |
|         | 2B           |        |          | 6B           |        |          | AB           |        | ECO_TR    | EB           | W      |
| DCB03FN | 2C           | RW     | TMP_DR0  | 6C           | RW     |          | AC           |        |           | EC           |        |
| DCB03IN | 2D           | RW     | TMP_DR1  | 6D           | RW     |          | AD           |        |           | ED           |        |
| DCB03OU | 2E           | RW     | TMP_DR2  | 6E           | RW     |          | AE           |        |           | EE           |        |
|         | 2F           |        | TMP_DR3  | 6F           | RW     |          | AF           |        |           | EF           |        |
| DBB10FN | 30           | RW     | ACB00CR3 | 70           | RW     | RDI0RI   | B0           | RW     |           | F0           |        |
| DBB10IN | 31           | RW     | ACB00CR0 | 71           | RW     | RDI0SYN  | B1           | RW     |           | F1           |        |
| DBB10OU | 32           | RW     | ACB00CR1 | 72           | RW     | RDI0IS   | B2           | RW     |           | F2           |        |
|         | 33           |        | ACB00CR2 | 73           | RW     | RDI0LT0  | B3           | RW     |           | F3           |        |
| DBB11FN | 34           | RW     | ACB01CR3 | 74           | RW     | RDI0LT1  | B4           | RW     |           | F4           |        |
| DBB11IN | 35           | RW     | ACB01CR0 | 75           | RW     | RDI0RO0  | B5           | RW     |           | F5           |        |
| DBB11OU | 36           | RW     | ACB01CR1 | 76           | RW     | RDI0RO1  | B6           | RW     |           | F6           |        |
|         | 37           |        | ACB01CR2 | 77           | RW     |          | B7           |        | CPU_F     | F7           | RL     |
| DCB12FN | 38           | RW     | ACB02CR3 | 78           | RW     | RDI1RI   | B8           | RW     |           | F8           |        |
| DCB12IN | 39           | RW     | ACB02CR0 | 79           | RW     | RDI1SYN  | B9           | RW     |           | F9           |        |
| DCB12OU | 3A           | RW     | ACB02CR1 | 7A           | RW     | RDI1IS   | BA           | RW     | FLS_PR1   | FA           | RW     |
|         | 3B           |        | ACB02CR2 | 7B           | RW     | RDI1LT0  | BB           | RW     |           | FB           |        |
| DCB13FN | 3C           | RW     | ACB03CR3 | 7C           | RW     | RDI1LT1  | BC           | RW     |           | FC           |        |
| DCB13IN | 3D           | RW     | ACB03CR0 | 7D           | RW     | RDI1RO0  | BD           | RW     |           | FD           |        |
| DCB13OU | 3E           | RW     | ACB03CR1 | 7E           | RW     | RDI1RO1  | BE           | RW     | CPU_SCR1  | FE           | #      |
|         | 3F           |        | ACB03CR2 | 7F           | RW     |          | BF           |        | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and should not be accessed.

# Access is bit specific.


## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C29x66 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by visiting <http://www.cypress.com/psoc>.


Specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted.

Refer to [Table 20](#) on page 21 for the electrical specifications of the Internal Main Oscillator (IMO) using Slow IMO (SLIMO) mode.

**Figure 4. Voltage versus CPU Frequency**



**Figure 5. IMO Frequency Trim Options**



The following table lists the units of measure that are used in this section.

**Table 7. Units of Measure**

| Symbol             | Unit of Measure     | Symbol           | Unit of Measure               |
|--------------------|---------------------|------------------|-------------------------------|
| $^{\circ}\text{C}$ | degree Celsius      | $\mu\text{Vrms}$ | microvolts root-mean-square   |
| dB                 | decibels            | $\mu\text{W}$    | microwatts                    |
| fF                 | femto farad         | mA               | milli-ampere                  |
| Hz                 | hertz               | ms               | milli-second                  |
| KB                 | 1024 bytes          | mV               | milli-volts                   |
| Kbit               | 1024 bits           | nA               | nanoampere                    |
| kHz                | kilohertz           | ns               | nanosecond                    |
| $\text{k}\Omega$   | kilohm              | nV               | nanovolts                     |
| Mbaud              | megabaud            | $\Omega$         | ohm                           |
| Mbps               | megabits per second | pA               | picoampere                    |
| MHz                | megahertz           | pF               | picofarad                     |
| $\text{M}\Omega$   | megaohm             | pp               | peak-to-peak                  |
| $\mu\text{A}$      | microampere         | ppm              | parts per million             |
| $\mu\text{F}$      | microfarad          | ps               | picosecond                    |
| $\mu\text{H}$      | microhenry          | sps              | samples per second            |
| $\mu\text{s}$      | microsecond         | $\sigma$         | sigma: one standard deviation |
| $\mu\text{V}$      | microvolts          | V                | volts                         |

**Absolute Maximum Ratings**

| Symbol            | Description   | Min                   | Typ | Max                   | Units | Notes  |
|-------------------|---|-----------------------|-----|-----------------------|-------|--|
| T <sub>STG</sub>  | Storage Temperature   | -55                   | 25  | +100                  | °C    | Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrades reliability. |
| T <sub>A</sub>    | Ambient Temperature with Power Applied                        | -40                   | –   | +85                   | °C    |  |
| V <sub>DD</sub>   | Supply Voltage on Vdd Relative to Vss                         | -0.5                  | –   | +6.0                  | V     |  |
| V <sub>IO</sub>   | DC Input Voltage  | V <sub>SS</sub> - 0.5 | –   | V <sub>DD</sub> + 0.5 | V     |  |
| V <sub>IOZ</sub>  | DC Voltage Applied to Tristate                                | V <sub>SS</sub> - 0.5 | –   | V <sub>DD</sub> + 0.5 | V     |  |
| I <sub>MIO</sub>  | Maximum Current into any Port Pin                             | -25                   | –   | +50                   | mA    |  |
| I <sub>MAIO</sub> | Maximum Current into any Port Pin Configured as Analog Driver | -50                   | –   | +50                   | mA    |  |
| ESD               | Electro Static Discharge Voltage                              | 2000                  | –   | –                     | V     | Human Body Model ESD.  |
| LU                | Latch Up Current  | –                     | –   | 200                   | mA    |  |

**Operating Temperature**

| Symbol         | Description          | Min | Typ | Max  | Units | Notes  |
|----------------|----------------------|-----|-----|------|-------|--|
| T <sub>A</sub> | Ambient Temperature  | -40 | –   | +85  | °C    |  |
| T <sub>J</sub> | Junction Temperature | -40 | –   | +100 | °C    | The temperature rise from ambient to junction is package specific. See <a href="#">Thermal Impedances</a> on page 30. The user must limit the power consumption to comply with this requirement. |



## DC Electrical Characteristics

### DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 8. DC Chip-Level Specifications**

| Symbol             | Description  | Min  | Typ | Max  | Units | Notes  |
|--------------------|--|------|-----|------|-------|--|
| V <sub>DD</sub>    | Supply Voltage   | 3.00 | –   | 5.25 | V     | See <a href="#">DC POR and LVD Specifications</a> on page 19.  |
| I <sub>DD</sub>    | Supply Current   | –    | 8   | 14   | mA    | Conditions are 5.25V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.   |
| I <sub>DD3</sub>   | Supply Current   | –    | 5   | 9    | mA    | Conditions are V <sub>DD</sub> = 3.3V, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.                                  |
| I <sub>DDP</sub>   | Supply Current when IMO = 6 MHz using SLIMO Mode.  | –    | 2   | 3    | mA    | Conditions are V <sub>DD</sub> = 3.3V, CPU = 3 MHz, 48 MHz disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz.                                 |
| I <sub>SB</sub>    | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and Internal Low Speed Oscillator Active.                            | –    | 4   | 25   | μA    | Conditions are with internal low speed oscillator, V <sub>DD</sub> = 3.3V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ .                    |
| I <sub>SBXTL</sub> | Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, Internal Low Speed Oscillator, and 32 kHz Crystal Oscillator Active. | –    | 4   | 27   | μA    | Conditions °C are with properly loaded, 1 μW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ . |
| V <sub>REF</sub>   | Reference Voltage (Bandgap)  | 1.28 | 1.3 | 1.32 | V     | Trimmed for appropriate V <sub>DD</sub> .  |

### DC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 9. DC GPIO Specifications**

| Symbol           | Description                       | Min                   | Typ | Max  | Units | Notes  |
|------------------|-----------------------------------|-----------------------|-----|------|-------|--|
| R <sub>PU</sub>  | Pull Up Resistor                  | 4                     | 5.6 | 8    | kΩ    |  |
| R <sub>PD</sub>  | Pull Down Resistor                | 4                     | 5.6 | 8    | kΩ    |  |
| V <sub>OH</sub>  | High Output Level                 | V <sub>DD</sub> - 1.0 | –   | –    | V     | I <sub>OH</sub> = 10 mA, V <sub>DD</sub> = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I <sub>OH</sub> budget.  |
| V <sub>OL</sub>  | Low Output Level                  | –                     | –   | 0.75 | V     | I <sub>OL</sub> = 25 mA, V <sub>DD</sub> = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined I <sub>OL</sub> budget. |
| V <sub>IL</sub>  | Input Low Level                   | –                     | –   | 0.8  | V     | V <sub>DD</sub> = 3.0 to 5.25.   |
| V <sub>IH</sub>  | Input High Level                  | 2.1                   | –   | –    | V     | V <sub>DD</sub> = 3.0 to 5.25.   |
| V <sub>H</sub>   | Input Hysteresis                  | –                     | 60  | –    | mV    |  |
| I <sub>IL</sub>  | Input Leakage (Absolute Value)    | –                     | 1   | –    | nA    | Gross tested to 1 μA.  |
| C <sub>IN</sub>  | Capacitive Load on Pins as Input  | –                     | 3.5 | 10   | pF    | Package and pin dependent. Temp = 25°C.  |
| C <sub>OUT</sub> | Capacitive Load on Pins as Output | –                     | 3.5 | 10   | pF    | Package and pin dependent. Temp = 25°C.  |

**DC Operational Amplifier Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time (CT) PSoC blocks and the Analog Switched Capacitor (SC) PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 10. 5V DC Operational Amplifier Specifications**

| Symbol                     | Description   | Min        | Typ  | Max       | Units                          | Notes   |
|----------------------------|---|------------|------|-----------|--------------------------------|---|
| $V_{\text{OSOA}}$          | Input Offset Voltage (Absolute Value)   |            |      |           |                                |   |
|                            | Power = Low, Opamp Bias = High  | –          | 1.6  | 10        | mV                             |   |
|                            | Power = Medium, Opamp Bias = High   | –          | 1.3  | 8         | mV                             |   |
|                            | Power = High, Opamp Bias = High   | –          | 1.2  | 7.5       | mV                             |   |
| $\text{TCV}_{\text{OSOA}}$ | Average Input Offset Voltage Drift  | –          | 7.0  | 35.0      | $\mu\text{V}/^{\circ}\text{C}$ |   |
| $I_{\text{EBOA}}$          | Input Leakage Current (Port 0 Analog Pins)  | –          | 200  | –         | pA                             | Gross tested to 1 $\mu\text{A}$ .   |
| $C_{\text{INOA}}$          | Input Capacitance (Port 0 Analog Pins)  | –          | 4.5  | 9.5       | pF                             | Package and pin dependent. Temp = 25°C.   |
| $V_{\text{CMOA}}$          | Common Mode Voltage Range. All cases, except highest. Power = High, Opamp Bias = High | 0.0        | –    | Vdd       | V                              |   |
|                            |   | 0.5        | –    | Vdd - 0.5 | V                              |   |
| $\text{CMRR}_{\text{OA}}$  | Common Mode Rejection Ratio   | 60         | –    | –         | dB                             |   |
| $G_{\text{OLOA}}$          | Open Loop Gain  | 80         | –    | –         | dB                             |   |
| $V_{\text{OHIGHOA}}$       | High Output Voltage Swing (Internal Signals)  | Vdd - 0.01 | –    | –         | V                              |   |
| $V_{\text{OLOWOA}}$        | Low Output Voltage Swing (Internal Signals)   | –          | –    | 0.01      | V                              |   |
| $I_{\text{SOA}}$           | Supply Current (including associated AGND buffer)                                     |            |      |           |                                |   |
|                            | Power = Low, Opamp Bias = Low   | –          | 150  | 200       | $\mu\text{A}$                  |   |
|                            | Power = Low, Opamp Bias = High  | –          | 300  | 400       | $\mu\text{A}$                  |   |
|                            | Power = Medium, Opamp Bias = Low  | –          | 600  | 800       | $\mu\text{A}$                  |   |
|                            | Power = Medium, Opamp Bias = High   | –          | 1200 | 1600      | $\mu\text{A}$                  |   |
|                            | Power = High, Opamp Bias = Low  | –          | 2400 | 3200      | $\mu\text{A}$                  |   |
|                            | Power = High, Opamp Bias = High   | –          | 4600 | 6400      | $\mu\text{A}$                  |   |
| $\text{PSRR}_{\text{OA}}$  | Supply Voltage Rejection Ratio  | 67         | 80   | –         | dB                             | $V_{\text{SS}} \leq V_{\text{IN}} \leq (\text{Vdd} - 2.25)$ or $(\text{Vdd} - 1.25\text{V}) \leq V_{\text{IN}} \leq \text{Vdd}$ . |

**Table 11. 3.3V DC Operational Amplifier Specifications**

| Symbol                     | Description                                  | Min        | Typ  | Max  | Units                          | Notes                                   |
|----------------------------|--|------------|------|------|--------------------------------|---|
| $V_{\text{OSOA}}$          | Input Offset Voltage (Absolute Value)        |            |      |      |                                |   |
|                            | Power = Low, Opamp Bias = High               | –          | 1.65 | 10   | mV                             |   |
|                            | Power = Medium, Opamp Bias = High            | –          | 1.32 | 8    | mV                             |   |
|                            | High Power is 5 Volts Only                   |            |      |      |                                |   |
| $\text{TCV}_{\text{OSOA}}$ | Average Input Offset Voltage Drift           | –          | 7.0  | 35.0 | $\mu\text{V}/^{\circ}\text{C}$ |   |
| $I_{\text{EBOA}}$          | Input Leakage Current (Port 0 Analog Pins)   | –          | 200  | –    | pA                             | Gross tested to 1 $\mu\text{A}$ .       |
| $C_{\text{INOA}}$          | Input Capacitance (Port 0 Analog Pins)       | –          | 4.5  | 9.5  | pF                             | Package and pin dependent. Temp = 25°C. |
| $V_{\text{CMOA}}$          | Common Mode Voltage Range                    | 0          | –    | Vdd  | V                              |   |
| $\text{CMRR}_{\text{OA}}$  | Common Mode Rejection Ratio                  | 60         | –    | –    | dB                             |   |
| $G_{\text{OLOA}}$          | Open Loop Gain                               | 80         | –    | –    | dB                             |   |
| $V_{\text{OHIGHOA}}$       | High Output Voltage Swing (Internal Signals) | Vdd - 0.01 | –    | –    | V                              |   |
| $V_{\text{OLOWOA}}$        | Low Output Voltage Swing (Internal Signals)  | –          | –    | 0.01 | V                              |   |

**Table 11. 3.3V DC Operational Amplifier Specifications (continued)**

| Symbol      | Description                                       | Min | Typ  | Max  | Units   | Notes   |
|-------------|---|-----|------|------|---------|---|
| $I_{SOA}$   | Supply Current (including associated AGND buffer) |     |      |      |         |   |
|             | Power = Low, Opamp Bias = Low                     | –   | 150  | 200  | $\mu A$ |   |
|             | Power = Low, Opamp Bias = High                    | –   | 300  | 400  | $\mu A$ |   |
|             | Power = Medium, Opamp Bias = Low                  | –   | 600  | 800  | $\mu A$ |   |
|             | Power = Medium, Opamp Bias = High                 | –   | 1200 | 1600 | $\mu A$ |   |
|             | Power = High, Opamp Bias = Low                    | –   | 2400 | 3200 | $\mu A$ |   |
|             | Power = High, Opamp Bias = High                   | –   | –    | –    | –       | Not Allowed   |
| $PSRR_{OA}$ | Supply Voltage Rejection Ratio                    | 54  | 80   | –    | dB      | $V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or $(V_{DD} - 1.25V) \leq V_{IN} \leq V_{DD}$ |

**DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 12. DC Low Power Comparator Specifications**

| Symbol       | Description  | Min | Typ | Max          | Units   | Notes |
|--------------|--|-----|-----|--------------|---------|-------|
| $V_{REFLPC}$ | Low power comparator (LPC) reference voltage range | 0.2 | –   | $V_{DD} - 1$ | V       |       |
| $I_{SLPC}$   | LPC supply current                                 | –   | 10  | 40           | $\mu A$ |       |
| $V_{OSLPC}$  | LPC voltage offset                                 | –   | 2.5 | 30           | mV      |       |

**DC Analog Output Buffer Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 13. 5V DC Analog Output Buffer Specifications**

| Symbol        | Description   | Min  | Typ        | Max  | Units                          | Notes |
|---------------|---|--|------------|--|--------------------------------|-------|
| $V_{OSOB}$    | Input Offset Voltage (Absolute Value)   | –  | 3          | 12   | mV                             |       |
| $TCV_{OSOB}$  | Average Input Offset Voltage Drift  | –  | +6         | –  | $\mu\text{V}/^{\circ}\text{C}$ |       |
| $V_{CMOB}$    | Common-Mode Input Voltage Range   | 0.5  | –          | $V_{dd} - 1.0$   | V                              |       |
| $R_{OUTOB}$   | Output Resistance<br>Power = Low<br>Power = High  | –<br>–   | –<br>–     | 1<br>1   | $\Omega$<br>$\Omega$           |       |
| $V_{OHIGHOB}$ | High Output Voltage Swing (Load = $32\Omega$ to $V_{dd}/2$ )<br>Power = Low<br>Power = High | $0.5 \times V_{dd} + 1.3$<br>$0.5 \times V_{dd} + 1.3$ | –<br>–     | –<br>–   | V<br>V                         |       |
| $V_{LOWOB}$   | Low Output Voltage Swing (Load = $32\Omega$ to $V_{dd}/2$ )<br>Power = Low<br>Power = High  | –<br>–   | –<br>–     | $0.5 \times V_{dd} - 1.3$<br>$0.5 \times V_{dd} - 1.3$ | V<br>V                         |       |
| $I_{SOB}$     | Supply Current Including Bias Cell (No Load)<br>Power = Low<br>Power = High                 | –<br>–   | 1.1<br>2.6 | 2<br>5   | mA<br>mA                       |       |
| $PSRR_{OB}$   | Supply Voltage Rejection Ratio  | 40   | 64         | –  | dB                             |       |

**Table 14. 3.3V DC Analog Output Buffer Specifications**

| Symbol        | Description   | Min  | Typ        | Max  | Units                          | Notes |
|---------------|---|--|------------|--|--------------------------------|-------|
| $V_{OSOB}$    | Input Offset Voltage (Absolute Value)   | –  | 3          | 12   | mV                             |       |
| $TCV_{OSOB}$  | Average Input Offset Voltage Drift  | –  | +6         | –  | $\mu\text{V}/^{\circ}\text{C}$ |       |
| $V_{CMOB}$    | Common-Mode Input Voltage Range   | 0.5  | –          | $V_{dd} - 1.0$   | V                              |       |
| $R_{OUTOB}$   | Output Resistance<br>Power = Low<br>Power = High  | –<br>–   | –<br>–     | 10<br>10   | $\Omega$<br>$\Omega$           |       |
| $V_{OHIGHOB}$ | High Output Voltage Swing (Load = $1\text{ k}\Omega$ to $V_{dd}/2$ )<br>Power = Low<br>Power = High | $0.5 \times V_{dd} + 1.0$<br>$0.5 \times V_{dd} + 1.0$ | –<br>–     | –<br>–   | V<br>V                         |       |
| $V_{LOWOB}$   | Low Output Voltage Swing (Load = $1\text{ k}\Omega$ to $V_{dd}/2$ )<br>Power = Low<br>Power = High  | –<br>–   | –<br>–     | $0.5 \times V_{dd} - 1.0$<br>$0.5 \times V_{dd} - 1.0$ | V<br>V                         |       |
| $I_{SOB}$     | Supply Current Including Bias Cell (No Load)<br>Power = Low<br>Power = High                         | –<br>–   | 0.8<br>2.0 | 1<br>5   | mA<br>mA                       |       |
| $PSRR_{OB}$   | Supply Voltage Rejection Ratio  | 60   | 64         | –  | dB                             |       |

### DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

**Table 15. 5V DC Analog Reference Specifications**

| Symbol           | Description   | Min                        | Typ                       | Max                        | Units |
|------------------|---|----------------------------|---------------------------|----------------------------|-------|
| V <sub>BG5</sub> | Bandgap Voltage Reference 5V  | 1.28                       | 1.30                      | 1.32                       | V     |
| –                | AGND = V <sub>dd</sub> /2 <sup>[6]</sup>  | V <sub>dd</sub> /2 - 0.02  | V <sub>dd</sub> /2        | V <sub>dd</sub> /2 + 0.02  | V     |
| –                | AGND = 2 x BandGap <sup>[6]</sup>   | 2.52                       | 2.60                      | 2.72                       | V     |
| –                | AGND = P2[4] (P2[4] = V <sub>dd</sub> /2) <sup>[6]</sup>                        | P2[4] - 0.013              | P2[4]                     | P2[4] + 0.013              | V     |
| –                | AGND = BandGap <sup>[6]</sup>   | 1.27                       | 1.3                       | 1.34                       | V     |
| –                | AGND = 1.6 x BandGap <sup>[6]</sup>   | 2.03                       | 2.08                      | 2.13                       | V     |
| –                | AGND Block to Block Variation (AGND = V <sub>dd</sub> /2) <sup>[6]</sup>        | -0.034                     | 0.000                     | 0.034                      | V     |
| –                | RefHi = V <sub>dd</sub> /2 + BandGap <sup>[7]</sup>                             | V <sub>dd</sub> /2 + 1.21  | V <sub>dd</sub> /2 + 1.3  | V <sub>dd</sub> /2 + 1.382 | V     |
| –                | RefHi = 3 x BandGap <sup>[7]</sup>  | 3.75                       | 3.9                       | 4.05                       | V     |
| –                | RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V) <sup>[7]</sup>                       | P2[6] + 2.478              | P2[6] + 2.6               | P2[6] + 2.722              | V     |
| –                | RefHi = P2[4] + BandGap (P2[4] = V <sub>dd</sub> /2) <sup>[7]</sup>             | P2[4] + 1.218              | P2[4] + 1.3               | P2[4] + 1.382              | V     |
| –                | RefHi = P2[4] + P2[6] (P2[4] = V <sub>dd</sub> /2, P2[6] = 1.3V) <sup>[7]</sup> | P2[4] + P2[6] - 0.058      | P2[4] + P2[6]             | P2[4] + P2[6] + 0.058      | V     |
| –                | RefHi = 2 x BandGap <sup>[7]</sup>  | 2.50                       | 2.60                      | 2.70                       | V     |
| –                | RefHi = 3.2 x BandGap <sup>[7]</sup>  | 4.02                       | 4.16                      | 4.29                       | V     |
| –                | RefLo = V <sub>dd</sub> /2 - BandGap <sup>[7]</sup>                             | V <sub>dd</sub> /2 - 1.369 | V <sub>dd</sub> /2 - 1.30 | V <sub>dd</sub> /2 - 1.231 | V     |
| –                | RefLo = BandGap <sup>[7]</sup>  | BG - 0.082                 | BG + 0.023                | BG + 0.129                 | V     |
| –                | RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V) <sup>[7]</sup>                       | 2 x BG - P2[6] - 0.084     | 2 x BG - P2[6] + 0.025    | 2 x BG - P2[6] + 0.134     | V     |
| –                | RefLo = P2[4] - BandGap (P2[4] = V <sub>dd</sub> /2) <sup>[7]</sup>             | P2[4] - BG - 0.056         | P2[4] - BG + 0.026        | P2[4] - BG + 0.107         | V     |
| –                | RefLo = P2[4] - P2[6] (P2[4] = V <sub>dd</sub> /2, P2[6] = 1.3V) <sup>[7]</sup> | P2[4] - P2[6] - 0.057      | P2[4] - P2[6] + 0.026     | P2[4] - P2[6] + 0.110      | V     |

**Table 16. 3.3V DC Analog Reference Specifications**

| Symbol            | Description  | Min                       | Typ                | Max                       | Units |
|-------------------|--|---------------------------|--------------------|---------------------------|-------|
| V <sub>BG33</sub> | Bandgap Voltage Reference 3.3V   | 1.28                      | 1.30               | 1.32                      | V     |
| –                 | AGND = V <sub>dd</sub> /2 <sup>[6]</sup>                                 | V <sub>dd</sub> /2 - 0.02 | V <sub>dd</sub> /2 | V <sub>dd</sub> /2 + 0.02 | V     |
| –                 | AGND = 2 x BandGap <sup>[6]</sup>  | Not Allowed               |                    |                           |       |
| –                 | AGND = P2[4] (P2[4] = V <sub>dd</sub> /2) <sup>[6]</sup>                 | P2[4] - 0.009             | P2[4]              | P2[4] + 0.009             | V     |
| –                 | AGND = BandGap <sup>[6]</sup>  | 1.27                      | 1.30               | 1.34                      | V     |
| –                 | AGND = 1.6 x BandGap <sup>[6]</sup>                                      | 2.03                      | 2.08               | 2.13                      | V     |
| –                 | AGND Block to Block Variation (AGND = V <sub>dd</sub> /2) <sup>[6]</sup> | -0.034                    | 0.000              | 0.034                     | mV    |
| –                 | RefHi = V <sub>dd</sub> /2 + BandGap <sup>[7]</sup>                      | Not Allowed               |                    |                           |       |
| –                 | RefHi = 3 x BandGap <sup>[7]</sup>                                       | Not Allowed               |                    |                           |       |
| –                 | RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V) <sup>[7]</sup>                | Not Allowed               |                    |                           |       |

**Notes**

6. This specification is only valid when CT Block Power = High. AGND tolerance includes the offsets of the local buffer in the PSoC block.
7. This specification is only valid when Ref Control Power = High.



**Table 16. 3.3V DC Analog Reference Specifications(continued)**

| Symbol | Description  | Min                   | Typ           | Max                   | Units |
|--------|--|-----------------------|---------------|-----------------------|-------|
| –      | RefHi = P2[4] + BandGap (P2[4] = Vdd/2) <sup>[7]</sup>             | Not Allowed           |               |                       |       |
| –      | RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) <sup>[7]</sup> | P2[4] + P2[6] - 0.042 | P2[4] + P2[6] | P2[4] + P2[6] + 0.042 | V     |
| –      | RefHi = 2 x BandGap <sup>[7]</sup>                                 | 2.50                  | 2.60          | 2.70                  | V     |
| –      | RefHi = 3.2 x BandGap <sup>[7]</sup>                               | Not Allowed           |               |                       |       |
| –      | RefLo = Vdd/2 - BandGap <sup>[7]</sup>                             | Not Allowed           |               |                       |       |
| –      | RefLo = BandGap <sup>[7]</sup>                                     | Not Allowed           |               |                       |       |
| –      | RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V) <sup>[7]</sup>          | Not Allowed           |               |                       |       |
| –      | RefLo = P2[4] - BandGap (P2[4] = Vdd/2) <sup>[7]</sup>             | Not Allowed           |               |                       |       |
| –      | RefLo = P2[4] - P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) <sup>[7]</sup> | P2[4] - P2[6] - 0.036 | P2[4] - P2[6] | P2[4] - P2[6] + 0.036 | V     |

**DC Analog PSoC Block Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 17. DC Analog PSoC Block Specifications**

| Symbol          | Description                           | Min | Typ  | Max | Units | Notes |
|-----------------|---------------------------------------|-----|------|-----|-------|-------|
| R <sub>CT</sub> | Resistor Unit Value (Continuous Time) | –   | 12.2 | –   | kΩ    |       |
| C <sub>SC</sub> | Capacitor Unit Value (Switch Cap)     | –   | 80   | –   | fF    |       |

**DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 18. DC POR and LVD Specifications**

| Symbol             | Description  | Min  | Typ  | Max                 | Units | Notes |
|--------------------|--|------|------|---------------------|-------|-------|
| V <sub>PPOR0</sub> | Vdd Value for PPOR Trip (negative ramp)<br>PORLEV[1:0] = 00b | –    | 2.82 | –                   | V     |       |
| V <sub>PPOR1</sub> | PORLEV[1:0] = 01b  | –    | 4.39 | –                   | V     |       |
| V <sub>PPOR2</sub> | PORLEV[1:0] = 10b  | –    | 4.55 | –                   | V     |       |
| V <sub>PH0</sub>   | PPOR Hysteresis<br>PORLEV[1:0] = 00b                         | –    | 92   | –                   | mV    |       |
| V <sub>PH1</sub>   | PORLEV[1:0] = 01b  | –    | 0    | –                   | mV    |       |
| V <sub>PH2</sub>   | PORLEV[1:0] = 10b  | –    | 0    | –                   | mV    |       |
| V <sub>LVD0</sub>  | Vdd Value for LVD Trip<br>VM[2:0] = 000b                     | 2.86 | 2.92 | 2.98 <sup>[8]</sup> | V     |       |
| V <sub>LVD1</sub>  | VM[2:0] = 001b   | 2.96 | 3.02 | 3.08                | V     |       |
| V <sub>LVD2</sub>  | VM[2:0] = 010b   | 3.07 | 3.13 | 3.20                | V     |       |
| V <sub>LVD3</sub>  | VM[2:0] = 011b   | 3.92 | 4.00 | 4.08                | V     |       |
| V <sub>LVD4</sub>  | VM[2:0] = 100b   | 4.39 | 4.48 | 4.57                | V     |       |
| V <sub>LVD5</sub>  | VM[2:0] = 101b   | 4.55 | 4.64 | 4.74 <sup>[9]</sup> | V     |       |
| V <sub>LVD6</sub>  | VM[2:0] = 110b   | 4.63 | 4.73 | 4.82                | V     |       |
| V <sub>LVD7</sub>  | VM[2:0] = 111b   | 4.72 | 4.81 | 4.91                | V     |       |

**Notes**

8. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.
9. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

### DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 19. DC Programming Specifications**

| Symbol                | Description  | Min       | Typ | Max  | Units | Notes                                |
|-----------------------|--|-----------|-----|------|-------|--------------------------------------|
| $I_{DDP}$             | Supply Current During Programming or Verify  | –         | 10  | 30   | mA    |                                      |
| $V_{ILP}$             | Input Low Voltage During Programming or Verify                                       | –         | –   | 0.8  | V     |                                      |
| $V_{IHP}$             | Input High Voltage During Programming or Verify                                      | 2.1       | –   | –    | V     |                                      |
| $I_{ILP}$             | Input Current when Applying $V_{ILP}$ to P1[0] or P1[1] During Programming or Verify | –         | –   | 0.2  | mA    | Driving internal pull down resistor. |
| $I_{IHP}$             | Input Current when Applying $V_{IHP}$ to P1[0] or P1[1] During Programming or Verify | –         | –   | 1.5  | mA    | Driving internal pull down resistor. |
| $V_{OLV}$             | Output Low Voltage During Programming or Verify                                      | –         | –   | 0.75 | V     |                                      |
| $V_{OHV}$             | Output High Voltage During Programming or Verify                                     | Vdd - 1.0 | –   | Vdd  | V     |                                      |
| Flash <sub>ENPB</sub> | Flash Endurance (per block) <sup>[10]</sup>  | 1,000     | –   | –    | –     | Erase/write cycles per block.        |
| Flash <sub>ENT</sub>  | Flash Endurance (total) <sup>[11]</sup>  | 512,000   | –   | –    | –     | Erase/write cycles.                  |
| Flash <sub>DR</sub>   | Flash Data Retention   | 15        | –   | –    | Years |                                      |

#### Notes

10. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at <http://www.cypress.com> under Application Notes for more information.

11. A maximum of 512 x 100 block endurance cycles is allowed.

## AC Electrical Characteristics

### AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 20. AC Chip-Level Specifications**

| Symbol                  | Description   | Min                   | Typ    | Max                      | Units | Notes  |
|-------------------------|---|-----------------------|--------|--------------------------|-------|--|
| F <sub>IMO24</sub>      | Internal Main Oscillator Frequency for 24 MHz           | 22.8 <sup>[12]</sup>  | 24     | 25.2 <sup>[12]</sup>     | MHz   | Trimmed for 5V or 3.3V operation using factory trim values. See <a href="#">Figure 4</a> on page 12. SLIMO Mode = 0.   |
| F <sub>IMO6</sub>       | Internal Main Oscillator Frequency for 6 MHz            | 5.5 <sup>[12]</sup>   | 6      | 6.5 <sup>[12]</sup>      | MHz   | Trimmed for 5V or 3.3V operation using factory trim values. See <a href="#">Figure 4</a> on page 12. SLIMO Mode = 1.   |
| F <sub>CPU1</sub>       | CPU Frequency (5V Nominal)                              | 0.089 <sup>[12]</sup> | 24     | 25.2 <sup>[12]</sup>     | MHz   | 4.75V ≤ V <sub>dd</sub> ≤ 5.25V  |
| F <sub>CPU2</sub>       | CPU Frequency (3.3V Nominal)                            | 0.089 <sup>[12]</sup> | 12     | 12.6 <sup>[12]</sup>     | MHz   | 3.0V ≤ V <sub>dd</sub> ≤ 3.6V  |
| F <sub>48M</sub>        | Digital PSoC Block Frequency                            | 0                     | 48     | 50.4 <sup>[12, 13]</sup> | MHz   | Refer to the <a href="#">Table 25</a> on page 26.  |
| F <sub>24M</sub>        | Digital PSoC Block Frequency                            | 0                     | 24     | 25.2 <sup>[12, 13]</sup> | MHz   |  |
| F <sub>32K1</sub>       | Internal Low Speed Oscillator Frequency                 | 15                    | 32     | 64                       | kHz   | Trimmed. During Power up ILO is untrimmed and Minimum is 5KHz.   |
| F <sub>32K2</sub>       | External Crystal Oscillator                             | –                     | 32.768 | –                        | kHz   | Accuracy is capacitor and crystal dependent. 50% duty cycle.   |
| F <sub>PLL</sub>        | PLL Frequency   | –                     | 23.986 | –                        | MHz   | A multiple (x732) of crystal frequency.  |
| Jitter24M2              | 24 MHz Period Jitter (PLL)                              | –                     | –      | 600                      | ps    |  |
| T <sub>PLLSLEW</sub>    | PLL Lock Time   | 0.5                   | –      | 10                       | ms    | Refer to <a href="#">Figure 6</a> on page 22.  |
| T <sub>PLLSLEWLOW</sub> | PLL Lock Time for Low Gain Setting                      | 0.5                   | –      | 50                       | ms    | Refer to <a href="#">Figure 7</a> on page 22.  |
| T <sub>OS</sub>         | External Crystal Oscillator Startup to 1%               | –                     | 250    | 500                      | ms    | Refer to <a href="#">Figure 8</a> on page 22.  |
| T <sub>OSACC</sub>      | External Crystal Oscillator Startup to 100 ppm          | –                     | 300    | 600                      | ms    | The crystal oscillator frequency is within 100 ppm of its final value by the end of the T <sub>OSACC</sub> period. Correct operation assumes a properly loaded 1 μW maximum drive level 32.768 kHz crystal. 3.0V ≤ V <sub>dd</sub> ≤ 5.25V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ . |
| Jitter32k               | 32 kHz Period Jitter                                    | –                     | 100    | –                        | ns    | Refer to <a href="#">Figure 10</a> on page 22.   |
| T <sub>XRST</sub>       | External Reset Pulse Width                              | 10                    | –      | –                        | μs    |  |
| DC24M                   | 24 MHz Duty Cycle                                       | 40                    | 50     | 60                       | %     |  |
| Step24M                 | 24 MHz Trim Step Size                                   | –                     | 50     | –                        | kHz   |  |
| F <sub>out48M</sub>     | 48 MHz Output Frequency                                 | 45.6 <sup>[12]</sup>  | 48.0   | 50.4 <sup>[12]</sup>     | MHz   | Trimmed. Using factory trim values.  |
| Jitter24M1              | 24 MHz Period Jitter (IMO)                              | –                     | 600    | –                        | ps    | Refer to <a href="#">Figure 9</a> on page 22.  |
| F <sub>MAX</sub>        | Maximum frequency of signal on row input or row output. | –                     | –      | 12.6 <sup>[12]</sup>     | MHz   |  |
| T <sub>RAMP</sub>       | Supply Ramp Time  | 20                    | –      | –                        | μs    |  |

#### Notes

12. Accuracy derived from Internal Main Oscillator (IMO) with appropriate trim for V<sub>dd</sub> range.

13. See the individual user module data sheets for information on maximum frequencies for user modules.

Figure 6. PLL Lock Timing Diagram




Figure 7. PLL Lock for Low Gain Setting Timing Diagram




Figure 8. External Crystal Oscillator Startup Timing Diagram




Figure 9. 24 MHz Period Jitter (IMO) Timing Diagram




Figure 10. 32 kHz Period Jitter (ECO) Timing Diagram




**AC General Purpose I/O Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 21. AC GPIO Specifications**

| Symbol             | Description                                   | Min | Typ | Max                  | Units | Notes                          |
|--------------------|---|-----|-----|----------------------|-------|--------------------------------|
| $F_{\text{GPIO}}$  | GPIO Operating Frequency                      | 0   | –   | 12.6 <sup>[12]</sup> | MHz   | Normal Strong Mode             |
| $T_{\text{RiseF}}$ | Rise Time, Normal Strong Mode, Clload = 50 pF | 3   | –   | 18                   | ns    | Vdd = 4.75 to 5.25V, 10% - 90% |
| $T_{\text{FallF}}$ | Fall Time, Normal Strong Mode, Clload = 50 pF | 2   | –   | 18                   | ns    | Vdd = 4.75 to 5.25V, 10% - 90% |
| $T_{\text{RiseS}}$ | Rise Time, Slow Strong Mode, Clload = 50 pF   | 10  | 27  | –                    | ns    | Vdd = 3 to 5.25V, 10% - 90%    |
| $T_{\text{FallS}}$ | Fall Time, Slow Strong Mode, Clload = 50 pF   | 10  | 22  | –                    | ns    | Vdd = 3 to 5.25V, 10% - 90%    |

**Figure 11. GPIO Timing Diagram**




**AC Operational Amplifier Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

**Table 22. 5V AC Operational Amplifier Specifications**


| Symbol            | Description  | Min  | Typ | Max  | Units    | Notes |
|-------------------|--|------|-----|------|----------|-------|
| T <sub>ROA</sub>  | Rising Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)  |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | –    | –   | 3.9  | μs       |       |
|                   | Power = Medium, Opamp Bias = High                                    | –    | –   | 0.72 | μs       |       |
|                   | Power = High, Opamp Bias = High                                      | –    | –   | 0.62 | μs       |       |
| T <sub>SOA</sub>  | Falling Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain) |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | –    | –   | 5.9  | μs       |       |
|                   | Power = Medium, Opamp Bias = High                                    | –    | –   | 0.92 | μs       |       |
|                   | Power = High, Opamp Bias = High                                      | –    | –   | 0.72 | μs       |       |
| SR <sub>ROA</sub> | Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)  |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | 0.15 | –   | –    | V/μs     |       |
|                   | Power = Medium, Opamp Bias = High                                    | 1.7  | –   | –    | V/μs     |       |
|                   | Power = High, Opamp Bias = High                                      | 6.5  | –   | –    | V/μs     |       |
| SR <sub>FOA</sub> | Falling Slew Rate (80% to 20%) of a 1V Step (10 pF load, Unity Gain) |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | 0.01 | –   | –    | V/μs     |       |
|                   | Power = Medium, Opamp Bias = High                                    | 0.5  | –   | –    | V/μs     |       |
|                   | Power = High, Opamp Bias = High                                      | 4.0  | –   | –    | V/μs     |       |
| BW <sub>OA</sub>  | Gain Bandwidth Product   |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | 0.75 | –   | –    | MHz      |       |
|                   | Power = Medium, Opamp Bias = High                                    | 3.1  | –   | –    | MHz      |       |
|                   | Power = High, Opamp Bias = High                                      | 5.4  | –   | –    | MHz      |       |
| E <sub>NOA</sub>  | Noise at 1 kHz (Power = Medium, Opamp Bias = High)                   | –    | 100 | –    | nV/rt-Hz |       |

**Table 23. 3.3V AC Operational Amplifier Specifications**

| Symbol            | Description  | Min  | Typ | Max  | Units    | Notes |
|-------------------|--|------|-----|------|----------|-------|
| T <sub>ROA</sub>  | Rising Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain)   |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | –    | –   | 3.92 | μs       |       |
|                   | Power = Medium, Opamp Bias = High                                    | –    | –   | 0.72 | μs       |       |
| T <sub>SOA</sub>  | Falling Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain)  |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | –    | –   | 5.41 | μs       |       |
|                   | Power = Medium, Opamp Bias = High                                    | –    | –   | 0.72 | μs       |       |
| SR <sub>ROA</sub> | Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)  |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | 0.31 | –   | –    | V/μs     |       |
|                   | Power = Medium, Opamp Bias = High                                    | 2.7  | –   | –    | V/μs     |       |
| SR <sub>FOA</sub> | Falling Slew Rate (80% to 20%) of a 1V Step (10 pF load, Unity Gain) |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | 0.24 | –   | –    | V/μs     |       |
|                   | Power = Medium, Opamp Bias = High                                    | 1.8  | –   | –    | V/μs     |       |
| BW <sub>OA</sub>  | Gain Bandwidth Product   |      |     |      |          |       |
|                   | Power = Low, Opamp Bias = Low  | 0.67 | –   | –    | MHz      |       |
|                   | Power = Medium, Opamp Bias = High                                    | 2.8  | –   | –    | MHz      |       |
| E <sub>NOA</sub>  | Noise at 1 kHz (Power = Medium, Opamp Bias = High)                   | –    | 100 | –    | nV/rt-Hz |       |


When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 kΩ resistance and the external capacitor.

Figure 12. Typical AGND Noise with P2[4] Bypass



At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.

Figure 13. Typical Opamp Noise



**AC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

**Table 24. AC Low Power Comparator Specifications**

| Symbol     | Description       | Min | Typ | Max | Units         | Notes   |
|------------|-------------------|-----|-----|-----|---------------|---|
| $T_{RLPC}$ | LPC Response Time | –   | –   | 50  | $\mu\text{s}$ | $\geq 50$ mV overdrive comparator reference set within $V_{REFLPC}$ . |

**AC Digital Block Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 25. AC Digital Block Specifications**

| Function          | Description   | Min                | Typ | Max                  | Units | Notes   |
|-------------------|---|--------------------|-----|----------------------|-------|---|
| All Functions     | Maximum Block Clocking Frequency ( $V_{dd} \geq 4.75\text{V}$ )             | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | $4.75\text{V} \leq V_{dd} \leq 5.25\text{V}$ .            |
|                   | Maximum Block Clocking Frequency ( $V_{dd} < 4.75\text{V}$ )                | –                  | –   | 25.2 <sup>[12]</sup> | MHz   | $3.0\text{V} \leq V_{dd} < 4.75\text{V}$ .                |
| Timer             | Capture Pulse Width   | 50 <sup>[14]</sup> | –   | –                    | ns    |   |
|                   | Maximum Frequency, No Capture   | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | $4.75\text{V} \leq V_{dd} \leq 5.25\text{V}$ .            |
|                   | Maximum Frequency, With Capture   | –                  | –   | 25.2 <sup>[12]</sup> | MHz   |   |
| Counter           | Enable Pulse Width  | 50 <sup>[14]</sup> | –   | –                    | ns    |   |
|                   | Maximum Frequency, No Enable Input  | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | $4.75\text{V} \leq V_{dd} \leq 5.25\text{V}$ .            |
|                   | Maximum Frequency, Enable Input   | –                  | –   | 25.2 <sup>[12]</sup> | MHz   |   |
| Dead Band         | Kill Pulse Width:   |                    |     |                      |       |   |
|                   | Asynchronous Restart Mode   | 20                 | –   | –                    | ns    |   |
|                   | Synchronous Restart Mode  | 50 <sup>[14]</sup> | –   | –                    | ns    |   |
|                   | Disable Mode  | 50 <sup>[14]</sup> | –   | –                    | ns    |   |
|                   | Maximum Frequency   | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | $4.75\text{V} \leq V_{dd} \leq 5.25\text{V}$ .            |
| CRCPRS (PRS Mode) | Maximum Input Clock Frequency   | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | $4.75\text{V} \leq V_{dd} \leq 5.25\text{V}$ .            |
| CRCPRS (CRC Mode) | Maximum Input Clock Frequency   | –                  | –   | 25.2 <sup>[12]</sup> | MHz   |   |
| SPIM              | Maximum Input Clock Frequency   | –                  | –   | 8.4 <sup>[12]</sup>  | MHz   | Maximum data rate is 4.2 Mbps due to 2 x over clocking.   |
| SPIS              | Maximum Input Clock Frequency   | –                  | –   | 4.2 <sup>[12]</sup>  | MHz   |   |
|                   | Width of SS_ Negated Between Transmissions                                  | 50 <sup>[14]</sup> | –   | –                    | ns    |   |
| Transmitter       | Maximum Input Clock Frequency   | –                  | –   | 25.2 <sup>[12]</sup> | MHz   | Maximum baud rate is 3.15 Mbaud due to 8 x over clocking. |
|                   | Maximum Input Clock Frequency with $V_{dd} \geq 4.75\text{V}$ , 2 Stop Bits | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | Maximum baud rate is 6.30 Mbaud due to 8 x over clocking. |
| Receiver          | Maximum Input Clock Frequency   | –                  | –   | 25.2 <sup>[12]</sup> | MHz   | Maximum baud rate is 3.15 Mbaud due to 8 x over clocking. |
|                   | Maximum Input Clock Frequency with $V_{dd} \geq 4.75\text{V}$ , 2 Stop Bits | –                  | –   | 50.4 <sup>[12]</sup> | MHz   | Maximum baud rate is 6.30 Mbaud due to 8 x over clocking. |

**Note**

14. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

**AC Analog Output Buffer Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 26. 5V AC Analog Output Buffer Specifications**

| Symbol            | Description  | Min  | Typ | Max | Units | Notes |
|-------------------|--|------|-----|-----|-------|-------|
| T <sub>ROB</sub>  | Rising Settling Time to 0.1%, 1V Step, 100 pF Load                 | –    | –   | 4   | μs    |       |
|                   | Power = Low  | –    | –   | 4   | μs    |       |
| T <sub>SOB</sub>  | Falling Settling Time to 0.1%, 1V Step, 100 pF Load                | –    | –   | 3.4 | μs    |       |
|                   | Power = High   | –    | –   | 3.4 | μs    |       |
| SR <sub>ROB</sub> | Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load                | 0.5  | –   | –   | V/μs  |       |
|                   | Power = High   | 0.5  | –   | –   | V/μs  |       |
| SR <sub>FOB</sub> | Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load               | 0.55 | –   | –   | V/μs  |       |
|                   | Power = High   | 0.55 | –   | –   | V/μs  |       |
| BW <sub>OB</sub>  | Small Signal Bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF Load | 0.8  | –   | –   | MHz   |       |
|                   | Power = High   | 0.8  | –   | –   | MHz   |       |
| BW <sub>OB</sub>  | Large Signal Bandwidth, 1V <sub>pp</sub> , 3 dB BW, 100 pF Load    | 300  | –   | –   | kHz   |       |
|                   | Power = High   | 300  | –   | –   | kHz   |       |

**Table 27. 3.3V AC Analog Output Buffer Specifications**

| Symbol            | Description  | Min  | Typ | Max | Units | Notes |
|-------------------|--|------|-----|-----|-------|-------|
| T <sub>ROB</sub>  | Rising Settling Time to 0.1%, 1V Step, 100 pF Load                 | –    | –   | 4.7 | μs    |       |
|                   | Power = High   | –    | –   | 4.7 | μs    |       |
| T <sub>SOB</sub>  | Falling Settling Time to 0.1%, 1V Step, 100 pF Load                | –    | –   | 4   | μs    |       |
|                   | Power = High   | –    | –   | 4   | μs    |       |
| SR <sub>ROB</sub> | Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load                | 0.36 | –   | –   | V/μs  |       |
|                   | Power = High   | 0.36 | –   | –   | V/μs  |       |
| SR <sub>FOB</sub> | Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load               | 0.4  | –   | –   | V/μs  |       |
|                   | Power = High   | 0.4  | –   | –   | V/μs  |       |
| BW <sub>OB</sub>  | Small Signal Bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF Load | 0.7  | –   | –   | MHz   |       |
|                   | Power = High   | 0.7  | –   | –   | MHz   |       |
| BW <sub>OB</sub>  | Large Signal Bandwidth, 1V <sub>pp</sub> , 3 dB BW, 100 pF Load    | 200  | –   | –   | kHz   |       |
|                   | Power = High   | 200  | –   | –   | kHz   |       |

**AC External Clock Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 28. 5V AC External Clock Specifications**

| Symbol              | Description            | Min   | Typ | Max  | Units | Notes |
|---------------------|------------------------|-------|-----|------|-------|-------|
| F <sub>OSCEXT</sub> | Frequency              | 0.093 | –   | 24.6 | MHz   |       |
| –                   | High Period            | 20.6  | –   | 5300 | ns    |       |
| –                   | Low Period             | 20.6  | –   | –    | ns    |       |
| –                   | Power Up IMO to Switch | 150   | –   | –    | μs    |       |

**Table 29. 3.3V AC External Clock Specifications**

| Symbol              | Description                                     | Min   | Typ | Max  | Units | Notes   |
|---------------------|---|-------|-----|------|-------|---|
| F <sub>OSCEXT</sub> | Frequency with CPU Clock divide by 1            | 0.093 | –   | 12.3 | MHz   | Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.  |
| F <sub>OSCEXT</sub> | Frequency with CPU Clock divide by 2 or greater | 0.093 | –   | 24.6 | MHz   | If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met. |
| –                   | High Period with CPU Clock divide by 1          | 41.7  | –   | 5300 | ns    |   |
| –                   | Low Period with CPU Clock divide by 1           | 41.7  | –   | –    | ns    |   |
| –                   | Power Up IMO to Switch                          | 150   | –   | –    | μs    |   |

**AC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 30. AC Programming Specifications**

| Symbol              | Description                              | Min | Typ | Max | Units | Notes                       |
|---------------------|--|-----|-----|-----|-------|-----------------------------|
| T <sub>RSCLK</sub>  | Rise Time of SCLK                        | 1   | –   | 20  | ns    |                             |
| T <sub>FSCLK</sub>  | Fall Time of SCLK                        | 1   | –   | 20  | ns    |                             |
| T <sub>SSCLK</sub>  | Data Setup Time to Falling Edge of SCLK  | 40  | –   | –   | ns    |                             |
| T <sub>HSCLK</sub>  | Data Hold Time from Falling Edge of SCLK | 40  | –   | –   | ns    |                             |
| F <sub>SCLK</sub>   | Frequency of SCLK                        | 0   | –   | 8   | MHz   |                             |
| T <sub>ERASEB</sub> | Flash Erase Time (Block)                 | –   | 10  | –   | ms    |                             |
| T <sub>WRITE</sub>  | Flash Block Write Time                   | –   | 40  | –   | ms    |                             |
| T <sub>DSCLK</sub>  | Data Out Delay from Falling Edge of SCLK | –   | –   | 45  | ns    | V <sub>dd</sub> > 3.6       |
| T <sub>DSCLK3</sub> | Data Out Delay from Falling Edge of SCLK | –   | –   | 50  | ns    | 3.0 ≤ V <sub>dd</sub> ≤ 3.6 |


AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C ≤ T<sub>A</sub> ≤ 85°C, or 3.0V to 3.6V and -40°C ≤ T<sub>A</sub> ≤ 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 31. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

| Symbol                | Description  | Standard Mode |                     | Fast Mode           |                     | Units | Notes |
|-----------------------|--|---------------|---------------------|---------------------|---------------------|-------|-------|
|                       |  | Min           | Max                 | Min                 | Max                 |       |       |
| F <sub>SCL12C</sub>   | SCL Clock Frequency  | 0             | 100 <sup>[15]</sup> | 0                   | 400 <sup>[15]</sup> | kHz   |       |
| T <sub>HDSTAI2C</sub> | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0           | –                   | 0.6                 | –                   | μs    |       |
| T <sub>LOWI2C</sub>   | LOW Period of the SCL Clock  | 4.7           | –                   | 1.3                 | –                   | μs    |       |
| T <sub>HIGHI2C</sub>  | HIGH Period of the SCL Clock   | 4.0           | –                   | 0.6                 | –                   | μs    |       |
| T <sub>SUSTA12C</sub> | Setup Time for a Repeated START Condition  | 4.7           | –                   | 0.6                 | –                   | μs    |       |
| T <sub>HDDAT12C</sub> | Data Hold Time   | 0             | –                   | 0                   | –                   | μs    |       |
| T <sub>SUDAT12C</sub> | Data Setup Time  | 250           | –                   | 100 <sup>[16]</sup> | –                   | ns    |       |
| T <sub>SUSTOI2C</sub> | Setup Time for STOP Condition  | 4.0           | –                   | 0.6                 | –                   | μs    |       |
| T <sub>BUFI2C</sub>   | Bus Free Time Between a STOP and START Condition   | 4.7           | –                   | 1.3                 | –                   | μs    |       |
| T <sub>SPI2C</sub>    | Pulse Width of spikes are suppressed by the input filter.                                    | –             | –                   | 0                   | 50                  | ns    |       |

Figure 14. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



Notes


15. F<sub>SCL12C</sub> is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F<sub>SCL12C</sub> specification adjusts accordingly.
16. A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement T<sub>SUDAT12C</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + T<sub>SUDAT12C</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.

## Packaging Information

This section illustrates the packaging specifications for the automotive CY8C29x66 PSoC device, along with the thermal impedances and solder reflow for each package and the typical package capacitance on crystal pins.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the drawings at <http://www.cypress.com/design/MR10161>.

Figure 15. 28-Pin (210-Mil) SSOP



### Thermal Impedances

Table 32. Thermal Impedances per Package

| Package | Typical $\theta_{JA}$ <sup>[17]</sup> |
|---------|---------------------------------------|
| 28 SSOP | 94°C/W                                |

### Capacitance on Crystal Pins

Table 33. Typical Package Capacitance on Crystal Pins

| Package | Package Capacitance |
|---------|---------------------|
| 28 SSOP | 2.8 pF              |

### Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 34. Solder Reflow Peak Temperature

| Package | Minimum Peak Temperature <sup>[18]</sup> | Maximum Peak Temperature |
|---------|--|--------------------------|
| 28 SSOP | 240°C                                    | 260°C                    |

#### Notes

17.  $T_J = T_A + \text{POWER} \times \theta_{JA}$

18. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are  $220 \pm 5^\circ\text{C}$  with Sn-Pb or  $245 \pm 5^\circ\text{C}$  with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



## Development Tool Selection

This section presents the development tools available for the CY8C29x66 family.

### Software

#### *PSoC Designer*

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at <http://www.cypress.com>. PSoC Designer comes with a free C compiler.

#### *PSoC Programmer*

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com/psocprogrammer>.

### Development Kits

All development kits can be purchased from the Cypress Online Store. The online store ([www.cypress.com/shop](http://www.cypress.com/shop)) also has the most up to date information on kit contents, descriptions, and availability.

#### *CY3215-DK Basic Development Kit*

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube Unit
- 28-Pin PDIP Emulation Pod for CY8C29466-24PXI
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Samples (two)
- PSoC Designer Software CD
- ISSP Cable
- MiniEval Socket Programming and Evaluation board
- Backward Compatibility Cable (for connecting to legacy Pods)
- Universal 110/220 Power Supply (12V)
- European Plug Adapter
- USB 2.0 Cable
- Getting Started Guide
- Development Kit Registration form

### Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store. The online store ([www.cypress.com/shop](http://www.cypress.com/shop)) also has the most up to date information on kit contents, descriptions, and availability.

#### *CY3210-PSoCEval1*

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### *CY3210-29X66 Evaluation Pod (EvalPod)*

PSoC EvalPods are pods that connect to the ICE In-Circuit Emulator (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-29X66 provides evaluation of the CY8C29x66 PSoC device family.

## Device Programmers

All device programmers can be purchased from the Cypress Online Store.

### CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

## Accessories (Emulation and Programming)

**Table 35. Emulation and Programming Accessories**

| Part Number      | Pin Package | Pod Kit <sup>[19]</sup> | Foot Kit <sup>[20]</sup> | Adapter <sup>[21]</sup> |
|------------------|-------------|-------------------------|--------------------------|-------------------------|
| CY8C29466-24PVXA | 28 SSOP     | CY3250-29X66            | CY3250-28SSOP-FK         | AS-28-28-02SS-6ENP-GANG |

## Third Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <http://www.cypress.com> under Design Resources > Evaluation Boards.

### CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note:** CY3207ISSP needs special software and is not compatible with PSoC Programmer. This software is free and can be downloaded from <http://www.cypress.com>. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

## Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at <http://www.cypress.com>.

### Notes

19. Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

20. Foot kit includes surface mount feet that can be soldered to the target PCB.

21. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <http://www.emulation.com>.

## Ordering Information


The following table lists the automotive CY8C29x66 PSoC devices' key package features and ordering codes.

**Table 36. CY8C29x66 Automotive PSoC Device Key Features and Ordering Information**

| Package                               | Ordering Code     | Flash (Bytes) | RAM (Bytes) | Temperature Range | Digital PSoC Blocks | Analog PSoC Blocks | Digital I/O Pins | Analog Inputs     | Analog Outputs | XRES Pin |
|---------------------------------------|-------------------|---------------|-------------|-------------------|---------------------|--------------------|------------------|-------------------|----------------|----------|
| 28 Pin (210 Mil) SSOP                 | CY8C29466-24PVXA  | 32K           | 2K          | -40°C to +85°C    | 16                  | 12                 | 24               | 12 <sup>[1]</sup> | 4              | Yes      |
| 28 Pin (210 Mil) SSOP (Tape and Reel) | CY8C29466-24PVXAT | 32K           | 2K          | -40°C to +85°C    | 16                  | 12                 | 24               | 12 <sup>[1]</sup> | 4              | Yes      |

## Ordering Code Definitions

CY 8 C 29 xxx-SPxx



## Document History Page

| Document Title: CY8C29466 Automotive PSoC <sup>®</sup> Programmable System-on-Chip |         |                 |                 |  |
|--|---------|-----------------|-----------------|--|
| Document Number: 001-12899   |         |                 |                 |  |
| Rev.   | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| **   | 772096  | HMT             | See ECN         | New silicon, new document (Revision **).   |
| *A   | 2697720 | VIVG/PYRS       | 04/24/09        | Updated template<br>Content edits  |
| *B   | 2769233 | BTK             | 09/25/09        | Updated Features section. Updated text of PSoC Functional Overview section. Updated Getting Started section. Made corrections and minor text edits to Pinouts section. Changed the name of some sections for added clarity. Improved formatting of the register tables. Added clarifying comments to some electrical specifications. Changed T <sub>RAMP</sub> specification per MASJ input. Fixed all AC specifications to conform to a ±5% IMO accuracy. Made other miscellaneous minor text edits. Deleted some non-applicable or redundant information. Added a footnote to clarify that 8 of the 12 analog inputs are regular and the other 4 are direct SC block connections. Updated the Development Tool Selection section. Improved the bookmark structure. Edited F <sub>IMO6</sub> , T <sub>ERASEB</sub> , T <sub>WRITE</sub> , T <sub>RSCLK</sub> , T <sub>FSCLK</sub> , V <sub>IHP</sub> , V <sub>PPORXR</sub> , and 5V RefLo specifications according to MASJ input. Removed 'TM' from Programmable System-on-Chip in the title. |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [www.cypress.com/sales](http://www.cypress.com/sales).

### Products

|                  |  |
|------------------|--|
| PSoC             | <a href="http://psoc.cypress.com">psoc.cypress.com</a>         |
| Clocks & Buffers | <a href="http://clocks.cypress.com">clocks.cypress.com</a>     |
| Wireless         | <a href="http://wireless.cypress.com">wireless.cypress.com</a> |
| Memories         | <a href="http://memory.cypress.com">memory.cypress.com</a>     |
| Image Sensors    | <a href="http://image.cypress.com">image.cypress.com</a>       |

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.