



# SPE0505

## 5-Line ESD Protection Array

### DESCRIPTION

The SPE0505 are designed by TVS array that is to protect sensitive electronics from damage or latch-up due to ESD. They are designed for use in applications where board space is at a premium. SPE0505 will protect up to five lines, and may be used on lines where the signal polarities swing above and below ground.

SPE0505 offer desirable characteristics for board level protection including fast response time, low operating and clamping voltage, and no device degradation.

SPE0505 may be used to meet the immunity requirements of IEC 61000-4-2, level 4. The small SOT-23-6L package makes them ideal for use in portable electronics such as cell phones, PDA's, notebook computers, and digital cameras.


### FEATURES

- ◆ Transient protection for data lines to IEC 61000-4-2 (ESD)  $\pm 15\text{kV}$  (air),  $\pm 8\text{kV}$  (contact)  
IEC 61000-4-4 (EFT) 40A (5/50ns)
- ◆ Protects five I/O lines
- ◆ Working voltage: 5V
- ◆ Low leakage current
- ◆ Low operating and clamping voltages

### APPLICATIONS

- ◆ Cellular Handsets and Accessories
- ◆ Cordless Phone
- ◆ PDA
- ◆ Notebooks and Handhelds
- ◆ Portable Instrumentation
- ◆ Digital Cameras
- ◆ MP3 Player

### PIN CONFIGURATION ( SOT-23-6L )



### PART MARKING



Y : Year Code  
W : Week Code



# SPE0505

## 5-Line ESD Protection Array

### ORDERING INFORMATION

Part Number	Package	Part Marking
SPE0505S26RG	SOT-23-6L	E5YW

※ Week Code : A ~ Z ( 1 ~ 26 ) ; a ~ z ( 27 ~ 52 )

※ SPE0505S26RG : Tape Reel ; Pb – Free

### ABSOLUTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Peak Pulse Power ( tp = 8/20 μs )	Ppk	250	W
Maximum Peak Pulse Current ( tp = 8/20 μs )	Ipp	7	A
ESD per IEC 61000 – 4 – 2 (Air )	Vpp	±15	KV
ESD per IEC 61000 – 4 – 2 (Contact )	Vpp	±8	KV
Operating Junction Temperature	Tj	-55 ~ 125	°C
Storage Temperature Range	TSTG	-55 ~ 150	°C
Lead Soldering Temperature	TL	260 ( 10sec )	°C

### ELECTRICAL CHARACTERISTICS


(TA=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Reverse Stand – Off Voltage	VRWM				5	V
Reverse Breakdown Voltage	VBR	It = 1mA	6			V
Reverse Leakage Current	IR	VRWM = 5V , T=25°C		0.01	1	μA
Reverse Leakage Current	IR	VRWM = 3V , T=25°C		0.01	0.5	μA
Clamping Voltage	Vc	Ipp = 1A , tp = 8/20 μs			11	V
Clamping Voltage	Vc	Ipp = 7A , tp = 8/20 μs			15	V
Junction Capacitance	Cj	Between I/O Pin and GND VR = 0V , f = 1MHz		10	20	pF




# SPE0505 5-Line ESD Protection Array

## TYPICAL CHARACTERISTICS



26 Oct 2005  
12:15:46

Clamping Voltage ( $I_{pp} = 1A$ ,  $t_p = 8/20 \mu s$ )



26 Oct 2005  
12:08:20

Clamping Voltage ( $I_{pp} = 7A$ ,  $t_p = 8/20 \mu s$ )



# SPE0505 5-Line ESD Protection Array

## TYPICAL CHARACTERISTICS




Fig 1 : Junction Capacitance V.S Reverse Voltage Applied




Fig 2 : Peak Plus Power V.S Exponential Plus Duration




Fig 3 : Relative Variation of Peak Plus Power V.S Initial Junction Temperature




Fig 4 : Forward Voltage Drop V.S Peak Forward Current




# SPE0505 5-Line ESD Protection Array

## APPLICATION NOTE

### Device Connection for Protection of Five Data Lines

SPE0505 is designed to protect up to five data lines. The device is connected as follows:


1. The TVS protection of five I/O lines is achieved by connecting pins 1, 3, 4, 5, and 6 to the data lines. Pin 2 is connected to ground. The ground connection should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces.



### Circuit Board Layout Recommendations for Suppression of ESD

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

1. Place the TVS near the input terminals or connectors to restrict transient coupling.
2. Minimize the path length between the TVS and the protected line.
3. Minimize all conductive loops including power and ground loops.
4. The ESD transient return path to ground should be kept as short as possible.
5. Never run critical signals near board edges
6. Use ground planes whenever possible.






# SPE0505

## 5-Line ESD Protection Array

### SOT-23-6L PACKAGE OUTLINE



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.400	0.012	0.016
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.700REF		0.028REF	
L1	0.300	0.600	0.012	0.024
$\theta$	0°	8°	0°	8°



# SPE0505

## 5-Line ESD Protection Array

---

Information provided is alleged to be exact and consistent. SYNC Power Corporation presumes no responsibility for the penalties of use of such information or for any violation of patents or other rights of third parties which may result from its use. No license is granted by allegation or otherwise under any patent or patent rights of SYNC Power Corporation. Conditions mentioned in this publication are subject to change without notice. This publication surpasses and replaces all information previously supplied. SYNC Power Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of SYNC Power Corporation.

©The SYNC Power logo is a registered trademark of SYNC Power Corporation

©2004 SYNC Power Corporation – Printed in Taiwan – All Rights Reserved

SYNC Power Corporation

7F-2, No.3-1, Park Street

NanKang District (NKSP), Taipei, Taiwan, 115, R.O.C

Phone: 886-2-2655-8178

Fax: 886-2-2655-8468

©<http://www.syncpower.com>