

54AC11640, 74AC11640
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

T-52-3100

TI0093—D2957, JULY 1987—REVISED MARCH 1990


- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input \bar{G} can be used to disable the device so the buses are effectively isolated.

The 54AC11640 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74AC11640 is characterized for operation from -40°C to 85°C .

54AC11640 ... JT PACKAGE
74AC11640 ... DW OR NT PACKAGE
(TOP VIEW)



54AC11640 ... FK PACKAGE
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

CONTROL INPUTS		OPERATION
G	DIR	
L	L	\bar{B} data to A bus
L	H	\bar{A} data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

2-546


Copyright © 1990, Texas Instruments Incorporated

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**54AC11640, 74AC11640
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

*T-52-31***logic symbol†**

T10093—D2957, JULY 1987—REVISED MARCH 1990

logic diagram (positive logic)

TO SEVEN OTHER TRANSCEIVERS
Pin numbers shown are for DW, JT, and NT packages.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 200 mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

54AC11640, 74AC11640
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

T-52-31

D2957, JULY 1987—REVISED MARCH 1990—TI0093

recommended operating conditions

		54AC11640			74AC11640			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V _{CC}	Supply voltage		3	5	5.5	3	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1			V	
		V _{CC} = 4.5 V	3.15		3.15				
		V _{CC} = 5.5 V	3.85		3.85				
V _{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9		V	
		V _{CC} = 4.5 V		1.35		1.35			
		V _{CC} = 5.5 V		1.65		1.65			
V _I	Input voltage		0	V _{CC}	0	V _{CC}	V		
V _O	Output voltage		0	V _{CC}	0	V _{CC}	V		
I _{OH}	High-level output current	V _{CC} = 3 V			-4		-4	mA	
		V _{CC} = 4.5 V			-24		-24		
		V _{CC} = 5.5 V			-24		-24		
I _{OL}	Low-level output current	V _{CC} = 3 V		12		12		mA	
		V _{CC} = 4.5 V		24		24			
		V _{CC} = 5.5 V		24		24			
Δt/Δv	Input transition rise or fall rate	G or DIR	0	5	0	5		ns/V	
		Data	0	10	0	10			
T _A	Operating free-air temperature		-55	125	-40	85	°C		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC11640		74AC11640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9		2.9	2.9				V
		4.5 V	4.4		4.4	4.4				
		5.5 V	5.4		5.4	5.4				
	I _{OH} = -4 mA	3 V	2.58		2.4	2.48				
		4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
V _{OL}	I _{OL} = -50 mA†	5.5 V			3.85					V
		6.5 V						3.85		
		7.5 V								
	I _{OL} = 50 μA	3 V		0.1		0.1		0.1		
		4.5 V		0.1		0.1		0.1		
		5.5 V		0.1		0.1		0.1		
I _{OZ}	I _{OZ} = 50 μA	3 V		0.36		0.5		0.44		V
		4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I _{OZ} = 50 mA†	5.5 V				1.65				
		6.5 V						1.65		
		7.5 V								
I _I	V _O = V _{CC} or GND	5.5 V		±0.5		±10		±5	μA	
I _I	G or DIR	V _I = V _{CC} or GND	5.5 V		±0.1	±1		±1	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8		160		80	μA	
C _I	G or DIR	V _I = V _{CC} or GND	5 V	4					pF	
C _{IO}	A or B ports	V _O = V _{CC} or GND	5 V	12					pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage.

PRODUCT PREVIEW information concerns products in the
 formative or design phase of development. Characteristic data
 and other specifications are design goals. Texas Instruments
 reserves the right to change or discontinue these products
 without notice.

**54AC11640, 74AC11640
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

T-52-31

TI0093-D2957, JULY 1987—REVISED MARCH 1990

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54AC11640		74AC11640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.5	7	10.5	1.5	13.1	1.5	12	ns
t _{PHL}	A or B	B or A	1.5	6.3	9.1	1.5	11	1.5	10.2	ns
t _{PZH}	\overline{G}	A or B	1.5	8.9	12.5	1.5	6.8	1.5	14.3	ns
t _{PZL}	\overline{G}	A or B	1.5	8.4	12.9	1.5	16.1	1.5	14.6	ns
t _{PHZ}	\overline{G}	A or B	1.5	7.9	10	1.5	11.5	1.5	10.8	ns
t _{PLZ}	\overline{G}	A or B	1.5	8.6	11	1.5	12.9	1.5	12	ns

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54AC11640		74AC11640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1.5	5.1	7.7	1.5	9.7	1.5	8.8	ns
t _{PHL}	A or B	B or A	1.5	4.6	6.9	1.5	8.5	1.5	7.8	ns
t _{PZH}	\overline{G}	A or B	1.5	6.5	9.4	1.5	11.8	1.5	10.6	ns
t _{PZL}	\overline{G}	A or B	1.5	6.1	9.4	1.5	11.8	1.5	10.6	ns
t _{PHZ}	\overline{G}	A or B	1.5	6.7	8.6	1.5	9.9	1.5	9.3	ns
t _{PLZ}	\overline{G}	A or B	1.5	7.2	9.1	1.5	10.6	1.5	9.9	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

Cpd	Power dissipation capacitance per transceiver	Outputs enabled	TEST CONDITIONS			TYP	UNIT	
			$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$					
		Outputs disabled	45	12	pF			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other information are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-549



**54AC11640, 74AC11640
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

T-52-31

D2957, JULY 1987—REVISED MARCH 1990—TI0093

PARAMETER MEASUREMENT INFORMATION

TEST	S1
tPLH/tPHL	OPEN
tPLZ/tPZL	2 x VCC
tPHZ/tPZH	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_o = 50 \Omega$, $t_f = 3$ ns, $t_r = 3$ ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS