


- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54ALS164 . . . J PACKAGE  
SN74ALS164 . . . D OR N PACKAGE  
(TOP VIEW)




**description**

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

The SN54ALS164 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS164 is characterized for operation from 0°C to 70°C.

SN54ALS164 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

**logic symbol†**

**FUNCTION TABLE**

INPUTS				OUTPUTS		
CLEAR	CLOCK	A	B	QA	QB . . . QH	
L	X	X	X	L	L	L
H	L	X	X	QA0	QB0	QH0
H	↑	H	H	H	QAn	QGn
H	↑	L	X	L	QAn	QGn
H	↑	X	L	L	QAn	QGn

H = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 ↑ = transition from low to high level.  
 QA0, QB0, QH0 = the level of QA, QB, or QH, respectively, before the indicated steady-state input conditions were established.  
 QAn, QGn = the level of QA or QG before the most-recent ↑ transition of the clock; indicates a one-bit shift.




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for D, J and N packages.

# SN54ALS164, SN74ALS164


## 8-BIT-PARALLEL-OUT SERIAL SHIFT REGISTERS

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

typical clear, shift, and clear sequences



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS164	-55°C to 125°C
SN74ALS164	0°C to 70°C
Storage temperature range	-65°C to 150°C

# SN54ALS164, SN74ALS164 8-BIT-PARALLEL-OUT SERIAL SHIFT REGISTERS

**recommended operating conditions**

		SN54ALS164			SN74ALS164			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	V
I <sub>OH</sub>	High-level output current			-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current			4			8	mA
f <sub>clock</sub>	Clock frequency							MHz
t <sub>w</sub>	Pulse duration	CLR low						ns
		CLK high						
		CLK low						
t <sub>su</sub>	Setup time before CLK <sup>†</sup>	SH/LD						ns
		Data						
		CLR inactive						
t <sub>h</sub>	Hold time, data after CLK <sup>†</sup>	0			0			ns
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ALS164			SN74ALS164			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> - 2			V <sub>CC</sub> - 2			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4 mA	0.25		0.4	0.25		0.4	V
	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA				0.35		0.5	
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			20			20	μA
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
I <sub>O</sub> <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1		10			10		mA

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

NOTE 1: With 4.5 Volts applied to the serial input and all other inputs except the clock grounded, I<sub>CC</sub> is measured after a clock transition from 0 to 4.5 volts.

**switching characteristics (see Note 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX						UNIT
			SN54ALS164			SN74ALS164			
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
f <sub>max</sub>				60		60		MHz	
t <sub>PHL</sub>	CLK	Any Q		12		12		ns	
t <sub>PLH</sub>				10		10		ns	
t <sub>PHL</sub>				11		11			

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

Additional information on these products can be obtained from the factory as it becomes available.

# 2

## ALS and AS Circuits