


## HCP12NK65V 650V N-Channel Super Junction MOSFET

### FEATURES

- Originative New Design
- Superior Avalanche Rugged Technology
- Robust Gate Oxide Technology
- Very Low Intrinsic Capacitances
- Excellent Switching Characteristics
- Unrivalled Gate Charge : 32 nC (Typ.)
- Extended Safe Operating Area
- Lower  $R_{DS(ON)}$  : 0.34 Ω (Typ.) @  $V_{GS}=10V$
- 100% Avalanche Tested
- RoHS Compliant

$BV_{DSS} = 650\text{ V}$   
 $R_{DS(\text{on}) \text{ typ}} = 0.34\text{ }\Omega$   
 $I_D = 12\text{ A}$



### Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified


| Symbol         | Parameter   | Value       | Units               |
|----------------|---|-------------|---------------------|
| $V_{DSS}$      | Drain-Source Voltage  | 650         | V                   |
| $I_D$          | Drain Current – Continuous ( $T_C = 25^\circ\text{C}$ )                       | 12          | A                   |
|                | Drain Current – Continuous ( $T_C = 100^\circ\text{C}$ )                      | 7.4         | A                   |
| $I_{DM}$       | Drain Current – Pulsed (Note 1)   | 48          | A                   |
| $V_{GS}$       | Gate-Source Voltage   | $\pm 20$    | V                   |
| $E_{AS}$       | Single Pulsed Avalanche Energy (Note 2)                                       | 200         | mJ                  |
| $I_{AR}$       | Avalanche Current (Note 1)  | 4           | A                   |
| $E_{AR}$       | Repetitive Avalanche Energy (Note 1)  | 1           | mJ                  |
| $dv/dt$        | Peak Diode Recovery $dv/dt$ (Note 3)  | 4.5         | V/ns                |
| $P_D$          | Power Dissipation ( $T_C = 25^\circ\text{C}$ )                                | 125         | W                   |
|                | - Derate above $25^\circ\text{C}$   | 1.0         | W/ $^\circ\text{C}$ |
| $T_J, T_{STG}$ | Operating and Storage Temperature Range                                       | -55 to +150 | $^\circ\text{C}$    |
| $T_L$          | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 300         | $^\circ\text{C}$    |

### Thermal Resistance Characteristics


| Symbol          | Parameter           | Typ. | Max. | Units                     |
|-----------------|---------------------|------|------|---------------------------|
| $R_{\theta JC}$ | Junction-to-Case    | --   | 1.0  | $^\circ\text{C}/\text{W}$ |
| $R_{\theta JA}$ | Junction-to-Ambient | --   | 80   |                           |




## Typical Characteristics




**Figure 1. On Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On Resistance Variation vs. Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature**



**Figure 5. Capacitance Characteristics**



**Figure 6. Gate Charge Characteristics**

## Typical Characteristics (continued)




Figure 7. Breakdown Voltage Variation  
vs Temperature




Figure 8. On-Resistance Variation  
vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current  
vs Case Temperature






Figure 11. Transient Thermal Response Curve

**Fig 12. Gate Charge Test Circuit & Waveform**



**Fig 13. Resistive Switching Test Circuit & Waveforms**



**Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**









Fig 15. Peak Diode Recovery dv/dt Test Circuit &amp; Waveforms



**Package Dimension****TO-220 (A)**

**Package Dimension****TO-220 (B)**