## General Description

The ICS810251I is a high performance, low jitter/low phase noise VCXO. The ICS810251i uses a low frequency and low cost pullable crystal to achieve jitter attenuation for synchronous Ethernet applications. The ICS810251I can take an input of either 25 MHz or 125 MHz and produce a single LVCMOS output of 25 MHz .
The device is packaged in a small 16 lead TSSOP package and is ideal for use on space constrained boards typically encountered in most synchronous ethernet applications.

## Applications

- Synchronous Ethernet v0.39a
- End equipment compliant with Std IEEE 802.039a


## Features

- One single-ended output (LVCMOS or LVTTL levels), output Impedance: $15 \Omega$
- Phase jitter attenuation by the VCXO-PLL using a 25 MHz pullable external crystal (XTAL)
- Input frequencies: 25 MHz or 125 MHz
- Output frequency: 25 MHz
- PLL loop bandwidth adjustable by external components
- 25 MHz or 125 MHz auto input frequency detect
- Full 3.3 V or 2.5 V supply voltage
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package


## Block Diagram



Pin Assignment


## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | PLL_SEL | Input | Pullup | When logic HIGH, the VCXO-PLL is enabled. When LOW, the VCXO-PLL is in <br> bypass mode. LVCMOS/LVTTL interface levels. |
| $2,9,12$ | GND | Power |  | Power supply ground. |
| 3 | Reserved | Reserved |  | Reserved pin. Do not connect. |
| 4 | Q | Output |  | Single-ended clock output. LVCMOS/ LVTTL interface levels. |
| 5 | V DDO $^{2}$ | Power |  | Output power supply pin. |
| 6 | OE | Input | Pullup | Output enable pin for Q output. LVCMOS/LVTTL interface levels. |
| 7 | V DDA $^{2}$ | Power |  | Analog supply pin. |
| 8,15 | V $_{\text {DD }}$ | Power |  | Core supply pins. |
| 10, | XTAL_OUT, <br> XTAL_IN | Input |  | VCXO crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. |
| 13,14 | LF0, LF1 | Analog <br> Input/ <br> Output |  | Loop filter connection node pins. |
| 16 | CLK_IN | Input | Pulldown | Single-ended clock input. LVCMOS/LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 4 |  |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDO}}=3.465 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDO}}=2.625 \mathrm{~V}$ |  | 5 | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  | 51 |  | pF |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | $\mathrm{k} \Omega$ |  |
| $\mathrm{R}_{\mathrm{OUT}}$ | Output Impedance | $\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%$ | 51 |  | $\mathrm{k} \Omega$ |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $92.4^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.07$ | 3.3 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DDO}}$ | Output Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 40 | mA |
| $I_{D D A}$ | Analog Supply Current |  |  |  | 7 | mA |
| $I_{\text {DDO }}$ | Output Supply Current | No Load |  |  | 5 | mA |

Table 3B. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Core Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.07$ | 2.5 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DDO}}$ | Output Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 35 | mA |
| $\mathrm{I}_{\mathrm{DDA}}$ | Analog Supply Current |  |  |  | 7 | mA |
| $I_{\text {DDO }}$ | Output Supply Current | No Load |  |  | 5 | mA |

Table 3C. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  |  | $V_{D D}=2.625 \mathrm{~V}$ | 1.7 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input <br> Low Voltage |  | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ | -0.3 |  | 0.8 | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}$ | -0.3 |  | 0.7 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input High Current | CLK_IN | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | OE, PLL_SEL | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=3.465 \mathrm{~V}$ or 2.625 V |  |  | 5 | $\mu \mathrm{A}$ |
| IIL | Input <br> Low Current | CLK_IN | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | OE, PLL_SEL | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ or $2.625 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage; NOTE 1 |  | $\mathrm{V}_{\text {DDO }}=3.3 \mathrm{~V} \pm 5 \%$ | 2.6 |  |  | V |
|  |  |  | $\mathrm{V}_{\text {DDO }}=2.5 \mathrm{~V} \pm 5 \%$ | 1.8 |  |  | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage; NOTE 1 |  | $\mathrm{V}_{\text {DDO }}=3.3 \mathrm{~V} \pm 5 \%$ |  |  | 0.6 | V |
|  |  |  | $\mathrm{V}_{\text {DDO }}=2.5 \mathrm{~V} \pm 5 \%$ |  |  | 0.5 | V |

NOTE 1: Outputs terminated with $50 \Omega$ to $\mathrm{V}_{\mathrm{DDO}} / 2$. See Parameter Measurement Information section. Load Test Circuit diagrams.

## AC Electrical Characteristics

Table 4A. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {REF }}$ | Input Reference Frequency |  |  | 25 |  | MHz |
|  |  |  |  | 125 |  | MHz |
| $\mathrm{f}_{\mathrm{VCO}}$ | VCXO-PLL Frequency |  |  | 25 |  | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency |  |  | 25 |  | MHz |
| $\mathrm{t}_{\text {IIT(CC) }}$ | Cycle-to-Cycle Jitter; NOTE 1 |  |  |  | 45 | ps |
| tijit( $\theta$ ) | RMS Phase Jitter (Random); NOTE 2 | $\begin{gathered} \text { fout }=25 \mathrm{MHz} \text {, Integration Range: } \\ 1 \mathrm{kHz}-1 \mathrm{MHz} \end{gathered}$ |  | 0.22 |  | ps |
| $\mathrm{t}_{\text {JIT(PER) }}$ | Period jitter |  |  |  | 5 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | 20\% to 80\% | 500 |  | 1200 | ps |
| odc | Output Duty Cycle; NOTE 3 |  | 48 |  | 52 | \% |
| odc | Output Duty Cycle; NOTE 4 |  | 45 |  | 55 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . Device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE: Characterized using a 616 Hz bandwidth filter.
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 2: Please refer to the Phase Noise Plot.
NOTE 3: Specified with the VCXO-PLL free running high.
NOTE 4: Specified with the VCXO-PLL locked.

Table 4B. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {REF }}$ | Input Reference Frequency |  |  | 25 |  | MHz |
|  |  |  |  | 125 |  | MHz |
| $\mathrm{f}_{\mathrm{VCO}}$ | VCXO-PLL Frequency |  |  | 25 |  | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency |  |  | 25 |  | MHz |
| $\mathrm{t}_{\text {JIT(CC) }}$ | Cycle-to-Cycle Jitter; NOTE 1 |  |  |  | 35 | ps |
| tjit | RMS Phase Jitter (Random); NOTE 2 | $\begin{gathered} \mathrm{f}_{\text {Out }}=25 \mathrm{MHz} \text {, Integration Range: } \\ 1 \mathrm{kHz}-1 \mathrm{MHz} \end{gathered}$ |  | 0.24 |  | ps |
| $\mathrm{t}_{\text {JIT(PER) }}$ | Period jitter |  |  |  | 10 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | 20\% to 80\% | 700 |  | 2200 | ps |
| odc | Output Duty Cycle; NOTE 3 |  | 48 |  | 52 | \% |
| odc | Output Duty Cycle; NOTE 4 |  | 44 |  | 56 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . Device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE: Characterized using a 616 Hz bandwidth filter.
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 2: Please refer to the Phase Noise Plot.
NOTE 3: Specified with the VCXO-PLL free running high.
NOTE 4: Specified with the VCXO-PLL locked.

## Typical Phase Noise at 25 MHz (3.3V)



## Typical Phase Noise at 25MHz (2.5V)



## Parameter Measurement Information



### 3.3V Core/3.3V LVCMOS Output Load AC Test Circuit



## Cycle-to-Cycle Jitter



## Period Jitter


2.5V Core/2.5V LVCMOS Output Load AC Test Circuit


RMS Phase Jitter


Output Rise/Fall Time

## Parameter Measurement Information, continued



## Output Duty Cycle/Pulse Width/Period

## Application Information

## Recommendations for Unused Input Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Schematic Example

Figure 1 shows an example of the 8102511 application schematic. In this example, the device is operated either at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ or 2.5 V . The decoupling capacitors should be located as close as possible to the power pin. The input is driven by an LVCMOS driver. An optional

3-pole filter can also be used for additional spur reduction. It is recommended that the loop filter components be laid out for the 3 -pole option. This will also allow the 2-pole filter to be used.


Figure 1. P.C. ICS810251I Schematic Example

## VCXO-PLL External Components

Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$. In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the VCXO Crystal Selection Application Note.
The crystal's load capacitance $C_{L}$ characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors ( $\mathrm{C}_{\text {TUNE }}$ ).

If the crystal $C_{L}$ is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal $C_{L}$ is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than the crystal specification. In either case, the absolute tuning range is reduced. The correct value of $C_{L}$ is dependant on the characteristics of the VCXO. The recommended $\mathrm{C}_{\mathrm{L}}$ in the Crystal Parameter Table balances the tuning range by centering the tuning curve.

The frequency of oscillation in the third overtone mode is not necessarily at exactly three times the fundamental frequency. The mechanical properties of the quartz element dictate the position of the overtones relative to the fundamental. The oscillator circuit may excite both the fundamental and overtone modes simultaneously. This will cause a nonlinearity in the tuning curve. This potential problem is why VCXO crystals are required to be tested for absence of any activity inside a $+/-200 \mathrm{ppm}$ window at three times the fundamental frequency. Refer to $\mathrm{F}_{\mathrm{L} \_30 \mathrm{~T}}$ and $\mathrm{F}_{\mathrm{L} \_30 \mathrm{~T} \text { _spurs }}$ in the crystal Characteristics table.
The crystal and external loop filter components should be kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.


VCXO Characteristics Table

| Symbol | Parameter | Typical | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{k}_{\text {VCXO }}$ | VCXO Gain | 15000 | $\mathrm{~Hz} / \mathrm{V}$ |
| C V_LOW | Low Varactor Capacitance | 9.8 | pF |
| $\mathrm{C}_{\text {V_HIGH }}$ | High Varactor Capacitance | 22.7 | pF |

VCXO-PLL Loop Bandwidth Selection Table

| Bandwidth | Crystal Frequency (MHz) | $\mathbf{R}_{\mathrm{S}}(\mathbf{k} \Omega)$ | $\mathbf{C}_{\mathrm{S}}(\boldsymbol{\mu F})$ | $\mathbf{C}_{\mathrm{P}}(\boldsymbol{\mu})$ |
| :--- | :---: | :---: | :---: | :---: |
| 246 Hz (Low) | 25 | 0.4 | 10 | 0.01 |
| 616 Hz (Mid) | 25 | 1.0 | 10 | 0.001 |
| 1000 Hz (High) | 25 | 1.65 | 10 | 0.001 |

Crystal Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Mode of Oscillation |  | Fundamental |  |  |  |
| $\mathrm{f}_{\mathrm{N}}$ | Frequency |  |  | 25 |  |  |
| $\mathrm{f}_{\mathrm{T}}$ | Frequency Tolerance |  |  |  | MHz |  |
| $\mathrm{f}_{\mathrm{S}}$ | Frequency Stability |  |  |  | ppm |  |
|  | Operating Temperature Range |  | -40 |  | +20 | ppm |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance |  |  | 10 |  | ${ }^{0} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{O}}$ | Shunt Capacitance |  |  | 4 | pF |  |
| $\mathrm{C}_{\mathrm{O}} / \mathrm{C}_{1}$ | Pullability Ratio |  |  | 220 | 240 |  |
| ESR | Equivalent Series Resistance |  |  |  | 20 | $\Omega$ |
|  | Drive Level |  |  |  | 1 | mW |
|  | Aging @ $25^{\circ} \mathrm{C}$ |  |  | $\pm 3$ per year | ppm |  |

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS810251I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS810251I is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.

- Power (core $)_{\mathrm{MAX}}=\mathrm{V}_{\mathrm{DD} \text { MAX }}{ }^{*}\left(\mathrm{I}_{\mathrm{DD}}+\mathrm{I}_{\mathrm{DDA}}+\mathrm{I}_{\mathrm{DDO}}\right)=3.465 \mathrm{~V} *(40 \mathrm{~mA}+7 \mathrm{~mA}+5 \mathrm{~mA})=\mathbf{1 8 0 . 1 8 m W}$
- Output Impedance R $\mathrm{R}_{\mathrm{OUT}}$ Power Dissipation due to Loading $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}} / 2$ Output Current $\mathrm{I}_{\text {OUT }}=\mathrm{V}_{\text {DD_MAX }} /\left[2\right.$ * $\left.\left(50 \Omega+\mathrm{R}_{\text {OUT }}\right)\right]=3.465 \mathrm{~V} /[2$ * $(50 \Omega+15 \Omega)]=\mathbf{2 6 . 7 m A}$
- Power Dissipation on the Rout per LVCMOS output Power $\left(R_{\text {OUT }}\right)=R_{\text {OUT }} *\left(I_{\text {OUT }}\right)^{2}=15 \Omega$ * $(26.7 \mathrm{~mA})^{2}=10.7 \mathrm{~mW}$ per output


## Dynamic Power Dissipation at 25MHz

Power $(25 \mathrm{MHz})=\mathrm{C}_{\mathrm{PD}}$ * Frequency * $\left(\mathrm{V}_{\mathrm{DD}}\right)^{2}=8 \mathrm{pF}$ * 25 MHz * $(3.465 \mathrm{~V})^{2}=\mathbf{2 . 4 m W}$ per output

## Total Power Dissipation

- Total Power

$$
\begin{aligned}
& =\text { Power }(\text { core })_{\text {MAX }}+\text { Power }\left(\text { R }_{\text {OUT }}\right)+\text { Power }(25 \mathrm{MHz}) \\
& =180.18 \mathrm{~mW}+10.7 \mathrm{~mW}+2.4 \mathrm{~mW} \\
& =193.28 \mathrm{~mW}
\end{aligned}
$$

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad and it directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj , to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for $\mathrm{Tj}_{\mathrm{j}}$ is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}$ = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $92.4^{\circ} \mathrm{C} / \mathrm{W}$ per Table 5 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.193 \mathrm{~W} * 92.4^{\circ} \mathrm{C} / \mathrm{W}=102.8^{\circ} \mathrm{C}$. This is well below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 5. Thermal Resistance $\theta_{\mathrm{JA}}$ for 16 Lead TSSOP, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $92.4^{\circ} \mathrm{C} / \mathrm{W}$ | $88.0^{\circ} \mathrm{C} / \mathrm{W}$ | $85.9^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 6. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 16 Lead TSSOP

| $\theta_{\text {JA }}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $92.4^{\circ} \mathrm{C} / \mathrm{W}$ | $88.0^{\circ} \mathrm{C} / \mathrm{W}$ | $85.9^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for ICS810251I: 937

## Package Outline and Package Dimensions

Package Outline - G Suffix for 16 Lead TSSOP


Table 7. Package Dimensions for 16 Lead TSSOP

| All Dimensions in Millimeters |  |  |
| :---: | :---: | :---: |
| Symbol | Minimum | Maximum |
| N | 16 |  |
| A |  |  |
| A1 | 0.5 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| c | 0.09 | 0.20 |
| D | 4.90 | 5.10 |
| E | 6.40 |  |
| Basic |  |  |
| E1 | 4.30 | 4.50 |
| e | 0.65 |  |
| Basic |  |  |
| $\alpha$ | 0.45 | 0.75 |
| aaa | $0^{\circ}$ | $8^{\circ}$ |

Reference Document: JEDEC Publication 95, MO-153

## Ordering Information

Table 8. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 810251 AGILF | 10251 AIL | 16 Lead "Lead-Free" TSSOP | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 810251 AGILFT | 10251 AIL | 16 Lead "Lead-Free" TSSOP | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :---: | :---: |
| A | T8 | $\begin{gathered} 1 \\ 10 \\ 14 \end{gathered}$ | Updated Figure 1, Schematic layout. <br> VCXO-PLL External Components section, reworded second from last paragraph "The frequency of oscillation in the third overtone mode....". <br> Changed marking from 810251AL to 10251AL. <br> Changed datasheet header/footer format. | 7/28/09 |
| B | $\begin{aligned} & \mathrm{T} 4 \mathrm{~A} \\ & \mathrm{~T} 4 \mathrm{~B} \end{aligned}$ | $\begin{array}{r} 1 \\ 4 \\ 5 \end{array}$ | Features List: deleted 'Absolute pull range is $\pm 50 \mathrm{ppm}$ (using the internal oscillator)' <br> 3.3V AC Characteristics Table - Added additional odc row with specs of 45 min and 55 max . <br> Added Notes 3 \& 4. <br> 2.5V AC Characteristics Table - Added additional odc row with specs of 44 min and 56 max . Added Notes 3 \& 4. <br> HiPerClock references have been deleted throughout the datasheet. | 7/17/2012 |
| B | T4A <br> T4B <br> T8 | $\begin{gathered} 4 \\ 5 \\ 13 \end{gathered}$ | Added 'high' to Note 3. <br> Added 'high' to Note 3. <br> Deleted quantity from Tape and Reel. | 10/5/2012 |
|  |  |  |  |  |
|  |  |  |  |  |

## We've Got Your Timing Solution

(I) IDT

## www.IDT.com

6024 Silver Creek Valley Road
San Jose, California 95138

## Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

## Technical Support

netcom@idt.com
+480-763-2056



 license under intellectual property rights of IDT or any third parties.
 icantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
 party owners.

Copyright 2012. All rights reserved.

